

# 國立臺北大學電機工程研究所教師研究成果清單

期刊論文

[陳永源教授](#)

[詹景裕教授](#)

[黃弘一副教授](#)

[劉萬榮教授](#)

[林嘉淦教授](#)

[楊棧雲教授](#)

研討會議論文

[陳永源老師](#)

[詹景裕教授](#)

[黃弘一副教授](#)

[劉萬榮教授](#)

[林嘉淦教授](#)

[楊棧雲教授](#)

專書、技術報告

[陳永源老師](#)

[詹景裕教授](#)

[黃弘一副教授](#)

[劉萬榮教授](#)

[林嘉淦教授](#)

專利

[詹景裕教授](#)

[黃弘一副教授](#)

[劉萬榮教授](#)

**【SCI/SCIE/SSCI/EI 總計表】**

教師姓名	SCI	SCIE	SSCI	EI	其他	總計
陳永源教授	18	4	0	22	0	44
劉萬榮教授	12	1	0	1	0	14
詹景裕教授	10	0	0	3	0	13
何善輝教授	4	3	0	0	2	9
林嘉淦教授	21	3	0	3	0	27
楊棧雲教授	10	0	0	4	0	14
黃弘一副教授	0	0	0	0	8	8
<b>總計</b>	<b>75</b>	<b>11</b>	<b>0</b>	<b>33</b>	<b>10</b>	<b>129</b>

# 國立臺北大學電機工程研究所教師研究成果清單

---

## 【期刊論文】

詹景裕教授

1. V. Shen and Gene Eu Jan, "Machine Learning Petri Nets," to appear in *IEEE Transactions on Systems, Man, and Cybernetics- Part A: Systems and Humans*, 2009. (Regular paper, SCI)
2. Chien-Long Shih, Chien-Min Su, Gene Eu Jan, and Bin Lin, "Efficient Route Planning for ECDIS with Current," to appear in *Navigation Quarterly*, 2009.
3. Gene Eu Jan, Ki-Yin Chang, and Ian Parberry, "Optimal Path Planning for Mobile Robot Navigation," *IEEE/ASME Transaction on Mechatronics*, Vol. 14, No. 9, pp. 925- 936, Aug. 2008. (Regular paper, SCI)
4. Ki-Yin Chang, Gene Eu Jan, C. M. Su and Ian Parberry, "Optimal Interceptions on Two-Dimensional Grids with Obstacles," *Journal of Navigation*, Vol. 61, pp. 31~43, Jan. 2008. (SCI)
5. Wan-Rone Liou, Tsung-Hsing Chen, Mei-Ling Yeh, Jyh-Jier Ho and Gene Eu Jan, "A Low-Power 2/5.8-GHz Dual-Wide-Band CMOS LC-VCO with Switched- Inductor Technique," *International Journal of Electronics*, Vol. 94, No. 6, pp. 623~632, June 2007. (SCI)
6. Gene Eu Jan, P. S. Hong, C. M. Su and F.-Y. Lin, "Optimal Path Problem for Aircraft in Quadric Surface," *Journal of Aeronautics, Astronautics and Aviation*, Vol. 39, No. 2, pp. 197~202, Oct. 2007. (EI)
7. Ming-Bo Lin, Jang-Feng Lee, and Gene Eu Jan, "A Lossless Data Compression and Decompression Algorithm and Its Hardware Architecture," *IEEE Transactions on VLSI Systems*, Vol. 14, No. 9, pp. 925-936, Sept. 2006. (Regular paper, SCI)
8. Gene Eu Jan and Shao-Wei Leu, Cheng-Hong Li and Xiaoshe Dong, "Perfect Load Balancing on Cube-Connected Cycles Multiprocessors," *WSEAS Trans. on Computers Research*, Issue 1, Vol. 1, pp. 13~ 18, Nov. 2006. (EI)
9. Ki-Yin Chang, Gene Eu Jan, Lsword Lou and Zhi-Ping Yin, "The Optimal Path-Planning for Mobile Vehicles with GPS on 3-D Electronic Maps," *Journal of Aeronautics, Astronautics and Aviation*, Vol. 38, No. 1, pp. 63~70, 2006. (EI)
10. Gene Eu Jan, Ki-Yin Chang, Su Gao and Ian Parberry, "A 4-Geometry Maze Router and Its Application on Multi-terminal Nets," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 10, No. 1, pp. 116-135, Jan. 2005. (SCI)
11. Gene Eu Jan and Ming-Bo Lin, "Concentration, Load Balancing, Partial

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Permutation Routing and Superconcentration on Cube- Connected Cycles Parallel Computers," *Journal of Parallel and Distributed Computing*, No. 65, pp. 1471~ 1482, Dec. 2005. (Regular paper, SCI)
12. Gene Eu Jan and Yuan-Shin Huang, "Hierarchical Interconnection Networks Based on (3,3)-Graphs for Massively Parallel Processors," *IEICE Trans. on Information and Systems*, Vol. E87-D, No. 7, pp. 1649~1656, July 2004. (SCI)
  13. Wan-Rone Liou, Chun-An Tsai, Mei-Ling Yeh, and Gene Eu Jan, "A 5.2 GHz Low-voltage Low Noise Amplifier with 0.35 um CMOS Technology," *International Journal of Electronics*, pp. 551~561, Sep. 2004. (SCI)
  14. Gene Eu Jan, Yuan-Shin Huang, Ming-Bo Lin, and Deron Liang, "Novel Hierarchical Interconnection Networks for High- Performance Multicomputer Systems," *Journal of Information Science and Engineering*, Vol. 20, No. 6, pp. 1213~1229, Nov. 2004. (SCI)
  15. Gene Eu Jan, S. W. Leu and Cheng-Hung Li, "On the Array Embeddings and Layout of Quadrees and Pyramids," *Journal of Information Science and Engineering*, Vol. 20, No. 1, pp. 127~141, Jan. 2004. (SCI)

黃弘一副教授

### International Journal Papers

1. Hong-Yi Huang and Ruei-Iun Pu "Current-Mode Bidirectional Transceiver with Impedance Matching" revised by *Microelectronics, Journal*.
2. Hong-Yi Huang, Wei-Ming Chiu, Chia-Ming Liang and Kua-Hua Lee, "Pulsewidth Control Loop with Dynamic Digitally Controlled Fast-Locking Schemes," accepted by *IET Circuits, Devices and Systems*.
3. Hong-Yi Huang, Shin-Dian Jan, "All Digital Pulsewidth Control Loop," revised by *International Journal of Electronics*.
4. Hong-Yi Huang, Yang Chou and Cheng-Yu Chen, "CMOS Differential Logic Circuits using Charge-Redistribution and Reduced-Swing Schemes," *IEICE Trans. Electronics*, Feb. 2012.
5. Hong-Yi Huang, Chun-Chieh Wu, and Ching-Hsing Luo, "A Fractional-N PLL for MICS Band Application" *Microelectronics, Journal*, 2012.
6. Hong-Yi Huang and Bo-Ruei Wang "High-Gain High-Bandwidth Rail-to-Rail Constant-gm CMOS Operational Amplifier," *International Journal of Electronics*, 2012.

## 國立臺北大學電機工程研究所教師研究成果清單

---

7. Shih-Lun Chen, Hong-Yi Huang, and Ching-Hsing Luo, "Time Multiplexed VLSI Architecture for Real-Time Barrel Distortion Correction in Video-Endoscopic Images" *IEEE Trans. Circuits and Systems for Video Technology*, pp. 1612-1621, Nov. 2011.
8. Shih-Lun Chen, Hong-Yi Huang, and Ching-Hsing Luo, "A Low-Cost High-Quality Adaptive Scalar for Real-Time Multimedia Applications" *IEEE Trans. Circuits and Systems for Video Technology*, pp. 1600-1611, Nov. 2011.
9. Hong-Yi Huang and Ruei-Iun Pu "Differential Bidirectional Transceiver for On-chip Long Wires," *Microelectronics Journal*, vol. 42, no. 11, pp. 1208-1215, Nov. 2011.
10. Wei-Song Wang, Hong-Yi Huang, Shu-Chun Chen, Kuo-Chuan Ho, Chia-Yu Lin, Tse-Chuan Chou, Chih-Hsien Hu, Wen-Fong Wang, Cheng-Feng Wu, Ching-Hsing Luo, "Real-Time Telemetry System for Amperometric and Potentiometric", *Sensors*, 11, pp. 8593-8610, Sep., 2011.
11. Hong-Yi Huang and Jen-Chieh Liu, "All-Digital PLL Using Bulk-Controlled Varactor and Pulse-Based Digitally Controlled Oscillator," *Analog Integrated Circuits and Signal Processing*, vol. 68, no. 3, pp.245-255, Sep. 2011.
12. Kuo-Hsing Cheng, Jen-Chieh Liu, Hong-Yi Huang, Yu-Liang Li, and Yong-Jhen Jhu, "A 6 GHz Built-in Jitter Measurement Circuit Using Multi-phase Sampler" *IEEE Trans. on Circuits and Syst. II*, vol.19, no.58, pp.492-496, Aug. 2011.
13. Chiung-An Chen, Shih-Lun Chen, Hong-Yi Huang and Ching-Hsing Luo, "Asynchronous Multi-Sensor Micro Control Unit for Wireless Body Sensor Network (WBSN)", *Sensors*, 11, pp. 7022-7036, Jul., 2011.
14. Wei-Song Wang, Hong-Yi Huang, and Ching-Hsing Luo, "Wireless Biopotential Acquisition System for Portable Healthcare Monitoring" *Journal of Medical Engineering & Technology*, pp. 254-261, May, 2011.
15. Chia-Lin Chang, Chih-Wei Chang, Hong-Yi Huang, Chen-Ming Hsu, Chia-Hsuan Huang, Jin-Chern Chiou, and Ching-Hsing Luo, "A Power-Efficient Bio-Potential Acquisition Device with DS-MDE Sensors for Long-Term Healthcare Monitoring Applications", *Sensors* 10(5), pp. 4777-4793, May 2010.
16. Wei-Song Wang, Wei-Ting Kuo, Hong-Yi Huang and Ching-Hsing Luo, "Wide Dynamic Range CMOS Potentiostat for Amperometric Chemical Sensor", *Sensors* 10(3), pp.1782-1797, March 2010.
17. Shih-Lun Chen, Ho-Yin Lee, Chiung-An Chen, Hong-Yi Huang, and Ching-Hsing Luo, "Wireless Body Sensor Network With Adaptive Low-Power Design for Biometrics and Healthcare Applications," *IEEE Systems Journal*, vol. 3, no. 4, pp. 398 - 409, Dec. 2009.

## 國立臺北大學電機工程研究所教師研究成果清單

---

18. Hong-Yi Huang and Shu-Feng Lee, “Digitally Programmable Rail-to-Rail CMOS Operational Amplifier as Reusable Silicon IP,” *Tamkang Journal of Science and Engineering*, vol. 12, no. 4, pp. 409-415, 2009.
19. Shih-Lun Chen, Ho-Yin Lee, Chiung-An Chen, Hong-Yi Huang, and Ching-Hsing Luo, “An Architecture of Wireless Biomedical Sensor Network for Monitoring Applications”, *International J. of Electrical Eng.*, vol. 16, no.5, pp.403-409, Sep. 2009.
20. Hong-Yi Huang and Chia-Ming Liang, “Frequency Multiplier Using 50% Duty Cycle Corrector” *IEICE Electronics Express Brief*, Vol. 5, No. 22 pp.990-994, Nov. 2008.
21. Hong-Yi Huang and Shih-Lun Chen, “High-Speed Transition Detection Circuits for On-Chip Interconnects,” *Tamkang Journal of Science and Engineering*, vol.9, no. 1, pp. 37-44, 2006.
22. Hong-Yi Huang and Jinn-Fu Lin, “Design and Application of CMOS Bulk Input Scheme,” *IEEE J. Solid-State Circuits*, pp. 1305-1312, Aug. 2004.
23. Wei-Ming Lin and Hong-Yi Huang, “A Low-Jitter Mutual-Correlated Pulse Width Control Circuit,” *IEEE J. Solid-State Circuits*, pp. 1366-1369, Aug. 2004.
24. Hong-Yi Huang and Shih-Lun Chen, “Interconnect Accelerating Techniques for sub-100nm Giga-Scale Systems,” *IEEE Trans. VLSI Systems*, pp. 1192-1200, Nov. 2004.
25. 黃弘一, “IC 設計常見之十大問題”, 電子月刊, pp. 126-133. May, 2001,
26. Kuo-Hsing Cheng, Wei-Bin Yang, and Hong-Yi Huang, “The Charge Transfer Feedback-Controlled Split Path CMOS Buffer”, *IEEE Trans. Circuits and Systems*, pp. 346-348, Mar. 1999.
27. 黃弘一、鄭國興、吳重雨, “局部非同步邏輯電路的真單相時脈架構,” *CCL Technical Journal*, pp. 63-70, May. 1995
28. Hong-Yi Huang and Chung-Yu Wu, “New Design Methodology and New CMOS Differential Logic Circuits for the Implementation of Ternary Logic Systems in CMOS VLSI without Process Modification”, *IEICE Trans. Electronics*, Vol. Vol.E77-C, No.6, p.960-969, Jun. 1994.
29. Chung-Yu Wu and Hong-Yi Huang, “Design and Application of Pipelined Dynamic CMOS Ternary Logic and Simple Ternary Differential Logic”, *IEEE, J. Solid-State Circuits*, pp. 895-906, Aug. 1993.

### Submitted Journal Papers

## 國立臺北大學電機工程研究所教師研究成果清單

---

30. Hong-Yi Huang and Yen-Liang Lin “Mixed-Voltage I/O Buffer Using Blocked CMOS Transmission Gate,” submitted to IET Circuits, Devices and Systems.
31. Hui-Wen Chang, Hong-Yi Huang, Yi-Hsiang Juan, Wei-Song Wang, Ching-Hsing Luo,”Adaptive Successive Approximation ADC for Biomedical Acquisition System” submitted to Microelectronics Journal.
32. Wei-Sheng Tseng, Hong-Yi Huang, Li-Wei Huang, and Kuo-Hsin Cheng, “A 0.18um 35mW 6-Gbit/s SATA Spread-Spectrum Clock Generator,” submitted to IEEE Trans. Circuits and Systems, Part I.
33. Hong-Yi Huang, Chih-Yuan Hsu, Wei-Sheng Tseng, and Kuo-Hsin Cheng, “A 6-Gbit/s SATA Spread-Spectrum Clock Generator Using Onion Modulation,” submitted to IEEE Trans. Circuits and Systems, Part I.
34. Hong-Yi Huang and Fu-Chien Tsai, “Design and Optimization of Arbitrary Stage Ring Oscillator Using Interpolating Scheme,” submitted to IEEE Trans. Circuits and Systems, Part I.
35. Gilbert A.E. Matig-a, Hong-Yi Huang, Tim Chuang and Vincent Tien, “Programmable Analog Zero Equalization and Pre Emphasis Based LVDS Transceiver for MDDI PHY,” submitted to IEEE Trans. Circuits and Systems, Part I.
36. Hong-Yi Huang, Shih-Chiang Hsu and Yi-Hsiang Juan, “High Sensitivity Low Voltage Temperature Sensor,” submitted to Electronics Letter.
37. Kuo-Hsing Cheng, Jen-Chieh Liu, and Hong-Yi Huang, “An Ultra Low Voltage All-Digital PLL with a Digital Supply Regulator” submitted to IEEE JSSC.
38. Jen-Chieh Liu, Hong-Yi Huang, Kuo-Hsing Cheng and Yu-Tso Chen, “A 1.6~3.6-V 100- $\mu$ A 8.38-MHz All-Digital PLL for Digital Water Meter,” submitted to Microelectronics Journal.
39. Hong-Yi Huang, Ching-Chieh Wu and Rui-Iun Pu, “Design and Analysis of Simultaneously Bidirectional Transceivers,” submitted to International Journal of Electronics.
40. Hong-Yi Huang and Ming-Da Lee, “Simultaneously Bidirectional Transceiver for High-Speed Inter-Chip Data Communications,” submitted to IEICE Trans. Electronics.
41. Hong-Yi Huang and Ru-Jie Wang “Higher Order Temperature Terms Curvature-Compensated CMOS Bandgap Reference,” submitted to IEICE Trans. Electronics.
42. Hong-Yi Huang and Ru-Jie Wang “Piecewise Linear Curvature-Compensated CMOS Bandgap Reference,” submitted to IEICE Trans. Electronics.

## 國立臺北大學電機工程研究所教師研究成果清單

---

劉萬榮教授

1. W. R. Liou, M. L. Yeh, and Y. L. Kuo, "A High Efficiency Dual-Mode Buck Converter IC For Portable Applications," *IEEE Trans. on Power Electronics*, Vol. 23, no. 2, pp. 667-677, March 2008 (SCI, Impact factor = 1.753, Rank 37/227)
2. W. R. Liou, M. L. Yeh, H. P. Hsieh, and Y. J. Lin, "An EMI Reduced High-Efficiency Switching Power Amplifier," Recommended Publication in *IEEE Trans. on Power Electronics*, 2009 (SCI, Impact factor = 1.753, Rank 37/227)
3. W. R. Liou, T. H. Chen, M. L. Yeh, J. J. Ho, and G. E. Jan, "A Low-Power 2/5.8GHz Dual-Wide-Band CMOS LC-VCO with Switched-Inductor Technique," *International Journal of Electronics*, Vol. 94, No. 6, pp. 623-632, June 2007. (SCI)
4. W. R. Liou, T. H. Chen, M. L. Yeh, and J. J. Ho, "A Low-Noise Low-Power 4.6-GHz CMOS VCO with Coupling Effect Reduced Inductors," *International Journal of Electronics*, Vol. 94, No. 2, pp. 107-121, February 2007. (SCI)
5. W. R. Liou, C.Y. Chen, J.J. Ho, C.K. Hsu, C.C. Chang, R. Y. Hsiao, and S. H. Chang "An improved alignment layer grown by oblique evaporation for liquid crystal devices," *Displays*, Vol. 27, No. 2, pp.69-72, 2006 (SCI)
6. M. L. Yeh, W. R. Liou, T. H. Chen, and Y. C. Lin, "A Low-Voltage Low-Power Programmable 5 GHz Frequency Synthesizer in Standard 0.18um CMOS Process," *International Journal of Electronics*, Vol. 93, No.2, pp.97-113, February 2006. (SCI)
7. J.J. Ho, C.Y. Chen, C.M. Huang, W. J. Lee, W.R. Liou, and C.C. Chang, "Ion-assisted sputtering desposition of antireflection film coating for flexible liquid-crystal display applications," *Applied Optics*, Vol. 44, No. 29, pp. 6176-6180, 2005 (SCI)
8. M. L. Yeh, W. R. Liou, T. H. Chen, and C. A. Tsai, "A Low-Voltage 4.6GHz Injection Locked Frequency Divider in Standard 1.8V 0.18um Complementary-Metal-Oxide-Silicon Technology", *Japanese Journal of Applied Physics*, Vol. 44, No. 1A, pp. 135-138, 2005 (SCI)
9. W.R. Liou, M.L. Yeh, C.A. Tsai, and S. H. Chang, "Design and implementation of a low-voltage 2.4-GHz CMOS RF receiver for wireless communication," *Journal of Marine Science and Technology*, Vol.13, No. 3, pp.170-175, September 2005. (SCI)
10. W. R. Liou, C. A. Tsai, M. L. Yeh, and G. E. Jan, 2004 "A 5.2GHz Low-Voltage Low-Noise Amplifier with 0.35um CMOS Technology", *International Journal of Electronics*, Vol. 91, No. 9, pp. 551-561, 2004 (SCI)



## 國立臺北大學電機工程研究所教師研究成果清單

---

11. W.R. Liou, C. T. Kuo, M. L. Yeh, P. H. Chen, and Marynelle L. Z. Rosales, “ A dual-mode step-up DC/DC converter IC with current-limiting and EMI reduction techniques,” *Journal of Electronic Science and Technology of China*, Vol. 6, No. 3, pp. 215-219, pp. 1332-1336, 2008 ( Selected from the best paper award of 2008 IEEE International Conference on Communications, Circuits and Systems Proceedings)
12. W. R. Liou, C. A. Tsai, M. L. Yeh, and A. Y. Wu, “A Novel Current Control Pad for Electromagnetic Interference Solution”, *Japanese Journal of Applied Physics*, Vol.43, No. 5A, pp.2462-2466 , 2004 (SCI)
13. C.A. Tsai, A.Y. Wu, W.R. Liou, and W.C. Lin, “ Second Harmonic Generation in Barium Titanate Thin Films on Silicon Glass by Corona Poling,” *Japanese Journal of Applied Physics*, Vol. 43, No. 4A, pp. 1348-1356, 2004 (SCI)

陳永源 教授

### A. Journal Paper

1. Yung-Yuan Chen & Shambhu J. Upadhyaya, June 1993, "Reliability, Reconfiguration and Spare Allocation Issues in Binary Tree Architecture Based on Multiple-Level Redundancy," *IEEE Trans. on Computers*, VOL. 42, No.6, pp.713-723. (SCI)
2. Yung-Yuan Chen & Shambhu J. Upadhyaya, Sept. 1993, “Yield Analysis of Reconfigurable Array Processors Based on Multiple-Level Redundancy,” *IEEE Trans. on Computers*, VOL. 42, No.9, pp.1136-1141. (SCI)
3. Yung-Yuan Chen & Shambhu J. Upadhyaya, June 1994, "Modeling the Reliability of a Class of Fault Tolerant VLSI/WSI Systems Based on Multiple-Level Redundancy," *IEEE Trans. on Computers*, VOL. 43, No.6, pp.737-748. (SCI)
4. Yung-Yuan Chen, Ching-Hwa Cheng and Yung-Ci Chou, Oct. 1994, “An Effective Reconfiguration Process for Fault-Tolerant VLSI/WSI Array Processors”, *First European Conference on Dependable Computing (EDCC-1)*, pp.421-438, Berlin, Germany. (Springer-Verlag: *Lecture Notes in Computer Science* 852) (SCI)
5. Gene Eu Jan, Ming-Bo Lin & Yung-Yuan Chen, June 1997, "Computerized Shortest Path Searching for Vessels," *Journal of Marine Science and Technology*, VOL.5, No.1, pp. 95-99.



## 國立臺北大學電機工程研究所教師研究成果清單

---

6. Yung-Yuan Chen, Shambhu J. Upadhyaya & Ching-Hwa Cheng, Dec.1997, "A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors," *IEEE Trans. on Computers*, Vol.46, No. 12, pp.1363-1371. (SCI)  
NSC 82-0404-E-216-035 and NSC 83-0404-E-216-002
7. Yung-Yuan Chen, "Concurrent Detection of Processor Control Errors by Hybrid Signature Monitoring," Third European Dependable Computing Conference held in Prague, Czech Republic, pp. 437-454, September 1999. (Springer: Lecture Notes in Computer Science 1667) (SCI)
8. 陳永源, "利用看守狗處理器在同步偵錯上之研究", 第四十二期國科會『工程科技通訊』, pp. 38-39, Dec. 1999。
9. Yung-Yuan Chen and Gene Eu Jan, "Resource Placement in Star Network," *Chung Hua Journal of Science and Engineering*, Vol. 1, No. 2, pp.61-70, Sept. 2003.
10. Yung-Yuan Chen and Hung-Chuan Lai, "A Comprehensive Study of Fault-Tolerant VLIW Processors," *Chung Hua Journal of Science and Engineering*, Vol. 2, No. 2, pp.49-54, June 2004.
11. Yung-Yuan Chen, "Embedding Watchdog Processor Scheme in VLIW Architecture," *Chung Hua Journal of Science and Engineering*, Vol. 3, No. 1, pp. 153-159, Jan. 2005. (NSC 93-2213-E-216-019)
12. Yung-Yuan Chen and Kuen-Long Leu, "Signature-monitoring technique based on instruction-bit grouping," *IEE Proceedings- Computers and Digital Techniques*, Vol. 152, No. 4, pp. 527-536, July 2005. (SCI, EI)
13. Yung-Yuan Chen, "Concurrent Detection of Control Flow Errors by Hybrid Signature Monitoring," *IEEE Trans. on Computers*, Vol. 54, No. 10, pp. 1298-1313, October 2005. (SCI) (NSC 87-2213-E-216-001)
14. Yung-Yuan Chen, "Incorporating Fault-Tolerant Features in VLIW Processors", *International Journal of Reliability, Quality and Safety Engineering*, Vol. 12, No. 5, pp. 397-411, October 2005. (EI) (NSC 89-2218-E-216-010 and NSC 90-2213-E-216-021)
15. Yung-Yuan Chen, "A Fault Diagnosis Scheme and Its Quality Issue in Reconfigurable Array Architecture," *Journal of Computer Science and Technology*, Vol. 6, No. 1, pp. 12-21, April 2006.

## 國立臺北大學電機工程研究所教師研究成果清單

---

16. Yung-Yuan Chen, Kuen-Long Leu and Chao-Sung Yeh, "Fault-Tolerant VLIW Processor Design and Error Coverage Analysis," *The 2006 IFIP International Conference on Embedded And Ubiquitous Computing*, pp. 754-765, August 2006. (Springer: Lecture Notes in Computer Science 4096) (SCI) (NSC 92-2213-E-216-005 and NSC 93-2213-E-216-019)
17. Yung-Yuan Chen, Kuen-Long Leu and Kun-Chun Chang, "Datapath Error Detection with Hybrid Detection Approach for High-Performance Microprocessors," *WSEAS Transactions on Computers*, Vol. 7, Issue 8, pp. 1337-1351, August 2008. (EI) (NSC 96-2221-E-216-006)
18. Yung-Yuan Chen, Chung-Hsien Hsu, and Kuen-Long Leu, "Analysis of System Bus Transaction Vulnerability based on FMEA Methodology in SystemC TLM Design Platform," *WSEAS Transactions on Computers*, Issue 2, Vol. 8, pp. 406-416, Feb. 2009. (EI) (NSC 97-2221-E-216-018)
19. Yung-Yuan Chen and Kuen-Long Leu, "Reliable Data Path Design of VLIW Processor Cores with Comprehensive Error-Coverage Assessment," *Microprocessors and Microsystems*, Vol. 34, Issue 1, pp. 49-61, Feb. 2010. (SCI) (NSC 96-2221-E-216-006 and NSC 97-2221-E-216-018)
20. Kuen-Long Leu, Yung-Yuan Chen, Chin-Long Wey, Jwu-E Chen and Chung-Hsien Hsu, "A Bayesian Network Reliability Modeling for FlexRay Systems," *World Academy of Science, Engineering and Technology*, Issue 41, pp. 42-47, May 2010. (EI) (NSC 98-2221-E-305-010 and 98-EC-17-A-02-S2-0017)
21. Yung-Yuan Chen and Gene Eu Jan, "Development of Scenario-Based Fault Injection Platform and Its Application Study," *Tamkang Journal of Science and Engineering*, Vol. 13, No. 2, pp. 205-214, June 2010. (EI)
22. Yung-Yuan Chen, "Development of SoC-level safety process in SystemC design platform for safety-critical systems," submitted to *Microprocessors and Microsystems* (full paper), August 2011. (SCI) (NSC 97-2221-E-216-018 and NSC 98-2221-E-305-010)
23. Yung-Yuan Chen, Shie-Lung Li, and Gene Eu Jan, "Development of Fault Scenario Generator Tool for FlexRay Communication Systems," *Energy Procedia (ELSEVIER)*, Vol. 13, pp. 8938-8945, 2011. (EI) (NSC 99-2221-E-305-016)

## 國立臺北大學電機工程研究所教師研究成果清單

---

24. Yung-Yuan Chen and Tong-Ying Juang, “Vulnerability Analysis and Risk Assessment for SoCs used in Safety-Critical Embedded Systems,” a book chapter in “Embedded Systems – Theory and Design Methodology”, ISBN 978-953-51-0167-3, edited by Kiyofumi Tanaka, published by InTech - Open Access publisher of books and journals in the fields of science, technology and medicine, pp. 51-72, March, 2012.
25. Yung-Yuan Chen, Che-Hao Chang and Gene Eu Jan, “Study the Effect of Delayed Frame Errors on FlexRay Communication Systems,” *Advanced Science Letters*, Vol. 8, pp. 795-800, April 2012. (SCIE) (NSC 99-2221-E-305-016)
26. Kuen-Long Leu, Yung-Yuan Chen and Jwu-E Chen, “Hybrid of Bayesian Network and Markov Chain for FlexRay Systems Reliability Modeling,” submitted to *IEEE Transactions on Vehicular Technology*, September 2012. (SCI) (NSC 100-2221-E-305-004 and NSC 101-2221-E-305-007)
27. Gene Eu Jan, Ming-Bo Lin, Cheng-Hong Li and Yung-Yuan Chen, “A Novel Design of Superconcentrator-Based Load Balancer for Highly Parallel Computers,” to be published at *Advanced Science Letters*, August 2012. (SCIE)
28. Yung-Yuan Chen and Kuen-Long Leu, “Study the Effect of Soft Errors on FlexRay-Based Automotive Systems,” *World Academy of Science, Engineering and Technology*, Issue 70, pp. 991-995, October 2012. (NSC 100-2221-E-305-004) (EI)

楊棧雲 教授

### A. 期刊論文

1. Chan-Yun Yang, Jui-Jen Chou, Feng-Li Lian, Robust classifier learning with fuzzy class labels for large-margin support vector machines, *Neurocomputing*, To Appear, 2012. (SCI)
2. Chan-Yun Yang, Jr-Syu Yang, Feng-Li Lian, Safe and smooth: mobile agent trajectory smoothing by SVM, *International Journal of Innovative Computing Information and Control*, 8(7B): 4959–4978, 2012. (SCI)
3. Jian-Jun Wang, Chan-Yun Yang, Jia Jing, Estimation of approximating rate for neural network in  $L(\omega, p)$  spaces, *Journal of Applied Mathematics*, 2012:Article ID 636078, 2012. (SCI)

## 國立臺北大學電機工程研究所教師研究成果清單

4. Jianjun Wang, Bai-Li Chen, Chan-Yun Yang, Approximation of algebraic and trigonometric polynomials by feedforward neural networks, *Neural Computing and Applications*, 21(1): 73–80, 2012. (SCI)
5. Yao-Wen Hsueh, Chan-Yun Yang, Sensing tool breakage in face milling by support vector machine. *Advanced Materials Research*, 264-265:991-996, 2011. (EI)
6. Jianjun Wang, Chan-Yun Yang, Shukai Duan. Approximation order for multivariate Durrmeyer operators with Jacobi weights. *Abstract and Applied Analysis*, 2011:Article ID 970659, 2011. (SCI)
7. Chan-Yun Yang, Jr-Syu Yang, Jian-Jun Wang. Margin calibration in SVM class-imbalanced learning. *Neurocomputing*, 73:397–411, 2009. (SCI)
8. Chan-Yun Yang, Che-Chang Hsu, Jr-Syu Yang. Stray example sheltering by loss regularized SVM and *k*NN preprocessor. *Neural Processing Letters*, 29:7–27, 2009. (SCI)
9. Chan-Yun Yang. Highlighting heterogeneous samples in support vector machines' training. *Neurocomputing*, 72:218–230, 2008. (SCI)
10. Yao-Wen Hsueh, Chan-Yun Yang. Tool breakage diagnosis in face milling by support vector machine. *Journal of Materials Processing Technology*, 209:145–152, 2009. (SCI)
11. Yao-Wen Hsueh, Chan-Yun Yang. Prediction of tool breakage in face milling using support vector machine. *International Journal of Advanced Manufacturing Technology*, 37:872–880, 2008. (SCI)

林嘉淦 教授

### A、SCI論文

【符號“\*”表示為通訊作者，Rank factor為該領域期刊排名÷該領域全部期刊數】

1. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng, “Effect of Oxygen Annealing on the Ultraviolet Photoresponse of p-NiO-Nanoflower/n-ZnO-Nanowire Heterostructures,” *Journal of Nanoscience and Nanotechnology*, Vol. 11, No. 7, pp. 5737-5743, July 2011. 【SCI, Impact factor = 1.351 @2010】 【Rank factor: MATERIALS SCIENCE, MULTIDISCIPLINARY =94/222】
2. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng “High Field-Emission Stability of Offset-Thin-Film Transistor-Controlled Al-Doped Zinc Oxide Nanowires,”

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Japanese Journal of Applied Physics*, Vol.50, pp.04DN07-1~04DN07-5, 2011. 【SCI, Impact factor = 1.018 @2010】 【Rank factor: PHYSICS, APPLIED =75/116】
3. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng, “Field-emission Characteristics of Al-doped ZnO Nanostructures Hydrothermally Synthesized at Low Temperature,” *Journal of Nanoscience and Nanotechnology*, Vol.11, No.7, pp.6013-6019, 2011. 【SCI, Impact factor = 1.351 @2010】 【Rank factor: MATERIALS SCIENCE, MULTIDISCIPLINARY =94/222】
  4. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng, “Photoresponse of Hydrothermally Grown Lateral ZnO Nanowires,” *Thin Solid Films*, vol. 518, Issue 24, pp. 7328-7332, 2010. 【SCI, Impact factor = 1.909 @2010】 【Rank factor: MATERIALS SCIENCE, COATINGS & FILMS =3/18】
  5. W. C. Tsai, **J. C. Lin\***, K. M. Huang, P. Y. Yang, and S. J. Wang, “White Light Emissions from P-type Porous Silicon Layers by High-Temperature Thermal Annealing,” *Europephysics Letter*, Vol. 85, No. 2, pp. 27002-27007, 2009. 【SCI, Impact factor = 2.753 @2010】 【Rank factor: PHYSICS, MULTIDISCIPLINARY =16/80】
  6. **J. C. Lin\***, W. C. Tsai, and P. W. Lee, “The Enhancement of Photoluminescence of N-Type Porous Silicon by Hall-Effect Assistance During Electrochemical Anodization,” *Electrochemistry Communications*, Vol. 9, pp. 449–453, 2007. 【SCI, Impact factor = 4.282 @2010】 【Rank factor: ELECTROCHEMISTRY =3/26】
  7. **J. C. Lin\***, W. C. Tsai, and W. L. Chen, “Light-Emission and Negative-Differential-Conductance of N-Type Nanoporous Silicon with Buried P-Layer Assistance,” *Applied Physics Letters*, Vol. 90, pp. 1-4, 2007. 【SCI, Impact factor = 3.820 @2010】 【Rank factor: PHYSICS, APPLIED=14/116】
  8. **J. C. Lin\***, H. T. Hou, and W. C. Tsai, “A Mask-Free Method of Patterned Porous Silicon Formation by a Localized Electrical Field,” *Microelectronic Engineering*, Vol. 84, pp. 336-339, 2007. 【SCI, Impact factor = 1.569@2010】 【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC=66/247】
  9. **J. C. Lin\***, Y. C. Chen, W. C. Tsai, and P. Y. Yang, “Structure Design Criteria of Dual-Channel High Mobility Electron Transistors,” *Solid-State*

## 國立臺北大學電機工程研究所教師研究成果清單

- Electronics*, Vol. 51, pp. 42-46, 2007. 【SCI, Impact factor = 1.438@2010】  
【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC =79/247】
10. **J. C. Lin\***, P. Y. Yang, and W. C. Tsai, "Simulation and Analysis of Metamorphic High Electron Mobility Transistors," *Microelectronics Journal*, Vol. 38, pp. 251-254, 2007. 【SCI, Impact factor = 0.787 @2010】  
【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC =152/247】
  11. **J. C. Lin\***, Y. C. Chen, and W. C. Tsai, "The Study of Delta-Doped InGaP/InGaAs/GaAs Pseudomorphic High Electron Mobility Transistor" *Microelectronics Journal*, Vol. 38, pp. 310-315, 2007. 【SCI, Impact factor = 0.787@2010】  
【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC =152/247】
  12. **J. C. Lin\***, W. C. Tsai, and W. L. Chen, "Disperse Pipe Trench on Silicon by Electrochemical Etching with Pulsed Voltage or Pulsed Illumination," *Electronics Letters*, Vol. 43, No. 4, pp. 247-248, Feb. 2007. 【SCI, Impact factor = 1.001 @2010】  
【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC=122/247】
  13. M. J. Jeng, Y. H. Chang, L. B. Chang\*, M. J. Huang, and **J. C. Lin**, "Effective Suppression of Surface Recombination of AlGaInP Light-Emitting Diodes by Sulfur Passivation," *Japanese Journal of Applied Physics*, Vol. 46, No. 13, 2007, pp. L291-L293, 2007. 【SCI, Impact factor = 1.018 @2010】  
【Rank factor: PHYSICS, APPLIED=75/116】
  14. **J. C. Lin\***, P. W. Lee, and W. C. Tsai, "Manufacturing Method for N-type Porous Silicon Based on Hall Effect without Illumination," *Applied Physics Letters*, Vol. 89, No. 12, pp. 121119-121121, 2006. 【SCI, Impact factor = 3.820@2010】  
【Rank factor: PHYSICS, APPLIED=14/116】
  15. **J. C. Lin\***, W. L. Chen, and W. C. Tsai, "Photoluminescence from N-type Porous Silicon Layer Enhanced by a Forward-Biased NP-Junction," *Optics Express*, Vol. 14, No. 21, pp. 9764-9769, 2006. 【SCI, Impact factor = 3.749 @2010】  
【Rank factor: OPTICS=5/78】
  16. **J. C. Lin\***, W. C. Tsai and W. S. Lee, "The Improved Electrical Contact Between a Metal and Porous Silicon by Deposition Using a Supercritical Fluid," *Nanotechnology*, Vol. 17, pp. 2968-2971, 2006. 【SCI, Impact factor = 3.644 @2010】  
【Rank factor: MATERIALS SCIENCE, MULTIDISCIPLINARY =30/222】



## 國立臺北大學電機工程研究所教師研究成果清單

---

17. S. J. Wang, **J. C. Lin**, W. R. Liou, M. Yeh, Y. C. Luo and C. Y. Cheng, "Influences of Interface Roughness Scattering on Asymmetric and/or Steplike Current-Voltage Characteristics of Resonant Tunneling Diodes," *Japanese Journal of Applied Physics*, Vol. 35, part 1, no. 7, pp. 101-105, 1996. 【SCI, Impact factor = 1.018 @2010】 【Rank factor: PHYSICS, APPLIED=75/116】
18. S. J. Wang, **J. C. Lin**, W. R. Liou, Y. C. Luo and C. Y. Cheng, "Observation of Negative Differential Resistance Phenomenon in a Two-Step Barrier Diode," *Applied Physics Letters*, Vol. 68, No. 23, pp. 3320-3322, 1996. 【SCI, Impact factor = 3.820@2010】 【Rank factor: PHYSICS, APPLIED=14/116】
19. W. R. Liou, **J. C. Lin** and M. Yeh, "Simulation and Analysis of a High-Frequency Resonant Tunneling Diode Oscillator," *Solid-State Electronics*, Vol. 39, No. 6, pp. 833-839, 1996. 【SCI, Impact factor = 1.438 @2010】 【Rank factor: ENGINEERING, ELECTRICAL & ELECTRONIC =79/247】
20. **J. C. Lin**, S. J. Wang, W. R. Liou, Y. C. Luo and C. Y. Cheng, "Numerical Simulation and Experimental Realization of delta-Doped Single Barrier Resonant Tunneling Diodes," *Japanese Journal of Applied Physics*, Vol. 35, Part 1, No. 2A, pp. 568-573, 1996. 【SCI, Impact factor = 1.018 @2010】 【Rank factor: PHYSICS, APPLIED=75/116】
21. Y. C. Luo, S. J. Wang, Y. G. Chiou, **J. C. Lin** and C. Y. Cheng, "Two-Dimensional Numerical Simulation of Si Schottky/Two-Dimensional Electron Gas Barrier Diode Using Boundary Element Method," *Japanese Journal of Applied Physics*, Vol. 34, Part 1, No. 10, pp. 5556-5561, 1995. 【SCI, Impact factor = 1.138@2010】 【Rank factor: PHYSICS, APPLIED=75/116】

### B、EI論文

1. **J. C. Lin\***, M. K. Hsu, H. T. Hou and J. C. Pan, "Combined Manufacturing Process of Electrochemical-Etching and Electroplating on Nanoporous Silicon for Its Metallization," *Advanced Material Research* (EI), Vols. 194-196, pp 393-396, 2011.
2. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, "Novel BCD Circuits Design Using And-Or-Inverter Gate and Its Quantum-Dot Cellular Automata Implementation," Proceedings of the 9th Joint Conference on Information



## 國立臺北大學電機工程研究所教師研究成果清單

Sciences, (All articles of these proceedings are indexed by EI/Compendex), *2006 International Conference on Photonics, Networking and Computing* (JCIS-PNC 2006), 2006. 【 ISBN-10: 90-78677-01-5; ISBN-13: 978-90-78677-01-7 , 此會議論文亦收錄於EI】

### C、國內期刊論文

1. **J. C. Lin\***, and C. K.Chen, “The Design of Bias Circuit on Electrochemical Anodization,” *Hwa-Kang Journal of Engineering*, Vol. 27, pp. 83-87, 2011.
2. **J. C. Lin\*** and J. C. Pan, “Electrochemical Etching on Porous Silicon with Glucose,” *Hwa-Kang Journal of Engineering*, Vol. 25, pp. 93-98, 2010.
3. **J. C. Lin\*** and W. J. Tsai, “Material Analysis Porous Silicon Film Depth,” *Hwa-Kang Journal of Engineering*, Vol. 25, pp. 123-128, 2010.
4. **J. C. Lin\*** and Y. H. Chen, “The Analysis of Polishing and Anodization Etching on the Porous Silicon Thin Films by Scanning Electron Microscope and Atomic Force Microscope,” *Hwa-Kang Journal of Engineering*, Vol. 23, pp. 41-48, 2009.
5. **J. C. Lin\***, J. Y. Chen, and Y. Y. Chen, “The Microstructure and Reflectance of Porous Silicon under Different anodization Time,” *Hwa-Kang Journal of Engineering*, Vol. 23, pp. 119-126, 2009.
6. **J. C. Lin\***, T. C. Chiu, Y. H. Chen and K. M. Huang, “Fabrications of Porous Silicon Tips by Solenoidal-Type Electrodes,” *Hwa-Kang Journal of Engineering*, Vol. 22, pp. 7-12, 2008.
7. **J. C. Lin\*** and K. M. Huang, “Microstructure Analysis and Photoelectronic Properties of Porous Silicon,” *Hua Kang Journal of Engineering*, Vol.21, pp.137-144, 2007.
8. **J. C. Lin\***, Y. C. Chen, J. C. Chang, and C. W. Chen, “Simulation of  $\delta$ -Doped  $\text{In}_{0.49}\text{Ga}_{0.51}\text{P}/\text{In}_{0.15}\text{Ga}_{0.85}\text{As}/\text{GaAs}$  Depletion-Mode and Enhancement-Mode Pseudomorphic HEMT,” *Journal of St. John’s University*, Vol. 23, pp. 97-103, 2006.
9. **J. C. Lin\***, S. L. Sun, and Y. C. Chen “Simulation of Devices and Materials on the Complementary Metal Oxide Semiconductor Transistors,” *Journal of St. John’s University*, Vol. 22, pp. 175-185, 2005.
10. **J. C. Lin\*** and P. Y. Yang, “The Simulation of Pseudomorphic  $\text{In}_{0.49}\text{Ga}_{0.51}\text{P}/\text{InGaAs}/\text{GaAs}$  HEMTs,” *Hwa-Kang Journal of*

## 國立臺北大學電機工程研究所教師研究成果清單

---

Engineering, Vol. 18, pp. 147-160, 2004.

11. **J. C. Lin\*** and P. Y. Yang, "The Simulation of Pseudomorphic Al(0.2)Ga(0.8)As/ InGaAs/GaAs HEMTs," *Journal of St. John's University*, Vol. 21, pp. 145-157, 2004.
12. F. S. Chu, Y. J. Chang, and **J. C. Lin**, "Design of UART with RTL Based BIST," *Hwa-Kang Journal of Engineering*, Vol. 17, pp. 147-160, June 2003.
13. C. C. Tseng, F. S. Chu and **J. C. Lin**, "Modeling, Simulation and Device Fabrication of Schottky Diodes," *Hwa-Kang Journal of Engineering*, Vol. 16, pp. 175-189, June 2002.

**J. C. Lin\***, "Porous Silicon Superlattice Resonant Tunneling Diode," *St. John's and St. Mary's Journal*, Vol. 17, pp. 249-270, October 1999.

### 【研討會議論文】

詹景裕教授

#### *International Conferences*

1. Gene Eu Jan, Ki-Yin Chang, Jun-Da Huang, and Chien-Min Su, "Path Planning of Robot Motion for Piano Mover's Problem On Raster," *International Conference on Computing, Communications and Control Technologies*, Texas, U. S. A., Aug. 2004, pp. 360~365.
2. Gene Eu Jan, T. Y. Juang, C. M. Su and Wan-Rone Liou, "3-Dimensional Shortest Path Searching and Chasing in the Volumes," *2004 International Computer Symposium*, Da Tung Univ., Taipei, Taiwan, Dec. 2004, pp.1392-1397.
3. Gene Eu Jan, S. W. Leu, Cheng-Hung Li and Wan-Rone Liou, "Another Approach of Mesh-Connected Trees," *2004 International Computer Symposium*, Da Tung Univ., Taipei, Taiwan, Dec. 2004, pp. 1358-1361.
4. Gene Eu Jan, T. Y. Juang, J. D. Huang, C. M. Su, and C. C. Cheng, "A Fast Path Planning Algorithm for Piano Mover's Problem on Raster," *Proceedings of the IEEE/ASME International Conference on Advanced Intelligent Mechatronics*, Monterey, U.S.A., pp. 24~28, July 2005. (EI)
5. C. C. Luo, Y. S. Hwang, and Gene Eu Jan, "Minimal Steiner Trees in X Architecture with Obstacles," *Proceedings of the 2005 International Conference on VLSI*, Las Vegas, Nevada, U. S. A., pp. 198-203, June 2005.
6. Cheng-Hung Li, Chi-Wei Luo, Shao-Wei Leu and Gene Eu Jan, "New Mechanism for Buffer Overflow Prevention," *The 2006 IAENG International*

## 國立臺北大學電機工程研究所教師研究成果清單

*Workshop on Internet Computing and Web Services*, Hong Kong, June 2006, pp. 481-486.

7. Gene Eu Jan and Shao-Wei Leu, Cheng-Hong Li and Xiaoshe Dong, "A Perfect Load Balancing Algorithm on Cube-Connected Cycles," *The 5<sup>th</sup> WSEAS International Conference on Computational Intelligence, Man-Machine Systems and Cybernetics*, Venice, Italy, pp. 13~ 18, Nov. 2006.
8. Cheng-Hung Li, Shao-Wei Leu and Gene Eu Jan, "A Mesh- Connected Tree Based Hybrid Peer-to-Peer Network," *IEEE TENCON*, Taipei, Taiwan, Oct. 2007.
9. Meng-Ju Shih, Yung-Yuan Chen and Gene Eu Jan, "Experimental Assessment of Fault Coverage for Fault-Tolerant High-Performance Processors," *8<sup>th</sup> International Symposium on Advanced Intelligent Systems*, pp. 564-569, Sept. 2007.
10. Gene Eu Jan, Min Che Lee, and S. C. Hsieh, "Transportation Network Navigation with Turn Penalties," *to appear in the IEEE/ASME International Conference on Advanced Intelligent Mechatronics*, Singapore, July 2009. (EI)

### Local Conferences

11. 柳彥祺、詹景裕、劉萬榮、張順雄，"USB OTG 晶片設計與實作"，2005 第三屆微電子技術發展與應用研討會，NKMU, Kaohsiung, Taiwan, May 2005.
12. C. H. Lin, Gene Eu Jan, and Yuan-Shin Huang, "試誤型史坦那樹演算法及電子設計自動化應用 PART I：2D 平面中試誤型可容錯八向史坦那樹演算法"，*Proceedings of The 2005 National Computer Symposium*, Vol. OTD1-2 No. OT41, Pages 118, Yung-Kang City, Tainan County, Taiwan, R.O.C, December 2005.
13. C. H. Lin, Gene Eu Jan, and Yuan-Shin Huang, "試誤型史坦那樹演算法及電子設計自動化應用 PART II：3D 空間中試誤型可容錯十向史坦那樹演算法"，*Proceedings of The 2005 National Computer Symposium*, Vol. OTD1-2 No. OT41, Pages 118, Yung-Kang City, Tainan County, Taiwan, R.O.C, December 2005.
14. 鍾元浩、詹景裕、林豐裕、張順雄，"SERPENT 加解密晶片設計與實作"，第四屆微電子技術發展與應用研討會，NKMU, Kaohsiung, Taiwan, May 2006.
15. Arron Shih, Gene Eu Jan, C. M. Su, and F. Y. Lin, "Optimal Path Planning on Raster in Environments, PART I: Static and Movable Weighted Regions," 第一屆智慧生活科技研討會(*ILT 2006*), pp.727-734, Taiping, Taichung County, Taiwan, June 2006.

## 國立臺北大學電機工程研究所教師研究成果清單

---

16. Arron Shih, Gene Eu Jan, C. M. Su, and F. Y. Lin, "Optimal Path Planning on Raster in Environments, PART II: Movable Obstacles," 第一屆智慧生活科技研討會(ILT 2006), pp.1174-1181, Taiping, Taichung County, Taiwan, June 2006.
17. 謝宛霖、詹景裕、蘇健民、林豐裕, "三度空間中任意形狀飛行器之最佳路徑規劃 PART I:單球、多球平移及多球旋轉之路徑規劃", 2006 Symposium on Applications of Information, Management and Communication Technology (SAICT 2006), Shu-Te University, Yen Chau, Kaohsiung County, Taiwan, June 2006.
18. 謝宛霖、詹景裕、蘇健民、林豐裕, "三度空間中任意形狀飛行器之最佳路徑規劃:多組及權重區域之路徑規劃", 中國機械工程學會九十五年年會暨第二十三屆全國學術研討會 (CSME 23), Kun Shan University, Yung Kang, Tainan County, Taiwan, Nov. 2006.
19. 洪必松、詹景裕、蘇健民、林豐裕、林靖, "二次曲面之最佳路徑規劃及追截", 中華民國運輸學會九十五年年會暨第二十一屆學術論文研討會, Chung Hua University, Hsin Chu, Taiwan, Dec. 2006.
20. 曹國權、詹景裕、黃燦煌、林豐裕、林靖, "立體運輸路網之最小成本路徑規劃", 中華民國運輸學會九十五年年會暨第二十一屆學術論文研討會, Chung Hua University, Hsin Chu, Taiwan, Dec. 2006.
21. 詹景裕, 張兆男, 張順雄, 林豐裕, "多播縱橫式交換器架構之設計與模擬," Proceedings of The 2006 National Telecommunication Symposium, Tainan County, Taiwan, R.O.C., December 2006.
22. 陳江陽、詹景裕、劉萬榮、張仁俊, "串流加解密 FPGA 實作", 第五屆微電子技術發展與應用研討會, NKMU, Kaohsong, Taiwan, May 2007.
23. 孫國智、詹景裕、林豐裕、詹凱程, "高安全性的 Twofish 加解密晶片設計與 FPGA 實作", 第五屆微電子技術發展與應用研討會, NKMU, Kaohsong, Taiwan, May 2007.
24. 詹景裕、劉萬榮、郭芳誠、陳永源, "單層多對節點連結演算法", 2007 National Computer Symp., Chao Yang Univ., Tai Chung, Taiwan, Dec. 2007, pp. 495- 502.
25. 鄭意平、詹景裕、莊東穎, "智慧型越獄路線規劃", 2007 National Computer Symposium, Chao Yang Univ., Tai Chung, Taiwan, Dec. 2007, pp. 1174-1181.

## 國立臺北大學電機工程研究所教師研究成果清單

26. 鄭任翔、黃玄煒、李政宏、詹景裕，「USB OTG 應用於可攜式 KTV 系統之實作」，2007 National Computer Symposium, Chao Yang Univ., Tai Chung, Taiwan, Dec. 2007, pp. 161-168.
27. 姚良穎、黃玄煒、李政宏、詹景裕，「一種字元轉換至中文資料庫之方法」，2007 National Computer Symposium, Chao Yang Univ., Tai Chung, Taiwan, Dec. 2007, pp. 890-896.
28. 李政宏、彭思淵、呂紹偉、詹景裕，「一個在 Chord 網路架構下提升搜尋效率的方法」，Proceedings of The 2008 National Telecommunication Symposium, Yunlin County, Taiwan, R.O.C., Oct. 2008.
29. 李政宏、彭思淵、呂紹偉、詹景裕，「一個基於網格樹的點對點架構及其效能評估」，第五屆網際網路暨通訊科技研討會, Hualan City, Taiwan, R.O.C., April 2009, pp. 85-90.

黃弘一副教授

### *International Conference Papers*

1. Wei-Jer Ma Ching-Hsin Luo and Hong-Yi Huang, "A Low Power Analog Front-End (AFE) Circuit Dedicated for Driving Bio-Electrochemical Sensors and Peripheral Devices," IEEE International Symposium on Bio-Circuits and Systems, 2012.
2. Jen-Chieh Liu, Wei Chun Lee, Hong-Yi Huang, Kuo-Hsing Cheng, Chao-Jen Huang, Yu-Wei Liang, Jia-Hung Peng, and Yuan-Hua Chu, "A 0.3-V All Digital Crystal-less Clock Generator for Energy Harvester Applications," IEEE Asian Solid-State Circuits Conference, 2012.
3. Yu-Shun Tang, Wei-De Jeng, Ting-Wei Huang, Mang Ou-Yang, Jin-Chern Chiou, Jeng-Ren Duann, Ching-Hsing Luo, Hong-Yi Huang, and Yi-Wu Tsai, "The Novel research of Intraocular Pressure Tonometer by Using Inductance sensor," IEEE Sensor Conference, 2012.
4. Yi-Hsiang Juan, Hong-Yi Huang and Ching-Hsing Luo, "A Low Voltage Sigma Delta Modulator for Temperature Sensor" IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2012.
5. Hong-Yi Huang, Patrick Adrian Conge and Li-Wei Huang, "CMOS Image Sensor Binning Circuit for Low Light Imaging" International Symposium on Industrial Electronics and Applications, 2011.
6. Hong-Yi Huang, Wei-Chung Hung, Hui-Wen Cheng and Ching-Hsing Luo, "All Digital Time-to-Digital Converter with High Resolution and Wide Detection

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Range” International Conference on Electrical and Electronics Engineering, 2011.
7. Tzu-Chi Huang, Hong-Yi Huang, Jen-Chieh Liu, Kuo-Hsing Cheng and Ching-Hsing Luo, “All Digital Phase-Locked Loop Using Active Inductor Oscillator and Novel Locking Algorithm” IEEE International Symposium on Circuits and Systems, 2011.
  8. J.-R. Duann, C.-W. Chang, C.-L. Chang, Y.-J. Lin, S.-C. Liang, H.-Y. Huang, C.-H. Luo, J.-C. Chiou, “Animal EEG/ECoG Acquisition System without Wire Bound,” Neuroscience Conference, San Diego, USA, Sessions 818.5, Nov. 13-17, 2010.
  9. C.-L. Chang, F.-J. Huang, C.-M. Lee, W.-C. Ma, H.-Y. Huang, C.-H. Luo, “Novel Triple-Band Biotelemetry System with Miniaturized Antenna for Implantable Sensing Applications,” Sensors Conference, Hawaii, USA, Special Session II, Nov. 1-4, 2010.
  10. Kuo-Hsin Cheng, Chang-Chien Hu, Jen-Chieh Liu and Hong-Yi Huang, “A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop,” IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp. 285-286, 2010.
  11. Hong-Yi Huang, Wei-Ming Chiu, Chia-Ming Liang and Kun-Hua Lee; “Wide-Range High-Precision Pulsewidth Control Loop Circuit”, IEEE Conference on Industrial Electronics and Applications, 123 – 126, 2009.
  12. Wei-Song Wang, Zhao-Cheng Wu, Hong-Yi Huang and Ching-Hsing Luo, “Low-Power Instrumental Amplifier for Portable ECG”, IEEE Circuits and Systems, International Conference on Testing and Diagnosis, pp. 1-4, 2009.
  13. Hong-Yi Huang and Fu-Chien Tsai, “Analysis and Optimization of Ring Oscillator Using Sub-Feedback Scheme”, IEEE Symposium on Design and Diagnosis of Electronic Circuits and Systems, pp. 28-29, 2009.
  14. Jen-Chieh Liu, Hong-Yi Huang, Wei-Bin Yang, Kuo-Hsing Cheng, “0.5V 160-MHz 260uW All Digital Phase-Locked Loop, IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems , pp. 186-193, 2009
  15. Wei-Chen Huang, Chen-Ming Hsu, Chien-Ming Lee, Hong-Yi Huang and Ching-Hsing Luo, “Dual Band LNA/Mixer Using Conjugate Matching for Implantable Biotelemetry” IEEE International Symposium on Circuits and Systems, pp. 1764-1767, 2008.
  16. Hong-Yi Huang, Yi-Jui Tsai, Kung-Liang Ho and Chan-Yu Lin, “All Digital Time-To-Digital Converter Using Single Delay-Locked Loop”, IEEE International SOC Conference, pp. 341-344, 2008.
  17. Hong-Yi Huang, Li-Wei Huang, Wei-Sheng Tseng and Chih-Yuan Hsu; “A



## 國立臺北大學電機工程研究所教師研究成果清單

---

- 6-Gbit/s SATA Spread-Spectrum Clock Generator Using Two-Stage Delta-sigma Modulator”, IEEE International SOC Conference, pp. 333-336, 2008.
18. Hong-Yi Huang and Ru-Jie Wang and Shih-Chiang Hsu, “Piecewise Linear Curvature-Compensated CMOS Bandgap Reference” IEEE International Symposium on Electronics, Circuits and Systems, pp. 308-311, 2008.
19. Hong-Yi Huang, Chun-Tsai Hung and Sheng-Chia Chiang, “CMOS Bulk Input Current Switch Logic Circuit,” IEEE International Symposium on Electronics, Circuits and Systems, pp. 498-501, 2008.
20. Hong-Yi Huang, Ruei-Iun Pu and Ming-Da Li, “Simultaneous Bidirectional Transceiver with Impedance Matching,” IEEE International Symposium on Electronics, Circuits and Systems, pp. 312 - 315, 2008.
21. Hong-Yi Huang, Chia-Ming Liang and Shi-Jia Sun, “Low-Power 50% Duty Cycle Corrector,” IEEE International Symposium on Circuits and Systems, pp. 2362–2365, 2008.
22. Chiung-An Chen, Ho-Yin Lee, Shih-Lun Chen, Hong-Yi Huang and Ching-Hsing Luo, “Low-Power 2.4-GHz Transceiver in Wireless Sensor Network for Bio-medical Applications” IEEE International Symposium on Bio-electronic Circuits and Systems, , pp.239-242, 2007.
23. Ho-Yin Lee, Shih-Lun Chen, Chiung-An Chen, Hong-Yi Huang and Ching-Hsing Luo, “Wireless Thermal Sensor Network with Adaptive Low Power Design,” IEEE International Conference of Engineering in Medicine and Biology Society, pp. 5890–5893, 2007. E
24. Hong-Yi Huang, Jen-Chieh Liu and Kuo-Hsin Cheng, “All-Digital PLL Using Pulse-Based DCO,” IEEE International Conference on Electronics, Circuits and Systems, pp. 1268-1271 , 2007.
25. Shih-Lun Chen, Ho-Yin Lee, Chiung-An Lee, Hong-Yi Huang and Ching-Shin Luo, “Wireless Sensor Network by Separating Control and Data Path (SCDP) for Bio-medical Applications,” European Microwave Conference, pp. 430-433, 2007.
26. Hong-Yi Huang and Ru-Jie Wang, “A Curvature Compensated CMOS Bandgap Reference with Lower Output Voltage,” IASTED International Circuits, Signals and Systems Conference, 2007.
27. Hong-Yi Huang and Yi-Ruei Tsai and Sen-Da Wu “A New Cycle-Time-to-Digital Converter with Two-Level Conversion Scheme,” IEEE International Symposium on Circuits and Systems, pp. 2160-2163, 2007.
28. Hong-Yi Huang and Ruei-Iun Pu “Differential Bidirectional Transceiver for On-chip Long Wires,” International Technical Conference on Circuits/Systems, Computers and Communications, 2006.



## 國立臺北大學電機工程研究所教師研究成果清單

---

29. Hong-Yi Huang and Shin-Dian Jan, "All Digital Pulsewidth Control Loop with Real Time Output," International Technical Conference on Circuits/Systems, Computers and Communications, 2006.
30. Hong-Yi Huang, Chia-Ming Liang and Wei-Ming Chiu, "1~99% Input Duty 50% Output Duty Cycle Corrector," IEEE International Symposium on Circuits and Systems, 2006.
31. Hong-Yi Huang and Bo-Ruei Wang "High-Gain and High-Bandwidth Rail-to-Rail Operational Amplifier with Slew Rate Boost Circuit," IEEE International Symposium on Circuits and Systems, 2006.
32. Hong-Yi Huang and Ching-Chieh Wu, "On-Chip Bidirectional Transceiver," IEEE International Symposium on Circuits and Systems, 2006.
33. Hong-Yi Huang, Sheng-Fen Ho and Li-Wei Huang, "A 64-MHz~1920-MHz Programmable Spread-Spectrum Clock Generator," IEEE International Symposium on Circuits and Systems, pp. 3363-3366, 2005.
34. Sheng-Fen Ho and Hong-Yi Huang, "A Wideband Programmable Spread-Spectrum Clock Generator," IEEE Asian Solid-State Circuits Conference, pp. 521-524, 2005.
35. Hong-Yi Huang, Chun-Ting Chen, "A High Bandwidth and Wide Dynamic Range Optical Receiver," IEEE International Conference on Solid-State and Integrated Circuits Technology, pp. 1268-1271, 2004.
36. Hong-Yi Huang, Wei-Ming Chio and Wei-Ming Lin, "Pulsewidth Control Loop Circuit Using Combined Charge Pumps and Miller Scheme," IEEE International Conference on Solid-State and Integrated Circuits Technology, pp. 1539-1542, 2004.
37. Hong-Yi Huang and Jian-Hong Shen, "A DLL-Based Clock Generator Using Threshold-Trigger Delay Element and Circular Edge Combiner," IEEE Asia-Pacific Conference on Advanced Systems Integrated Circuits, pp. 76-79, 2004.
38. Hong-Yi Huang, Ching-Chieh Wu and Shih-Lun Chen, "Simultaneous Current-Mode Bidirectional Signaling for On-Chip Interconnection," IEEE Asia-Pacific Conference on Circuits and Systems, pp. 380-383, 2004.
39. Chun-Jen Huang and Hong-Yi Huang, "A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs," IEEE International Symposium on Circuits and Systems, pp. I.636-I.637, 2004.
40. Hong-Yi Huang and Shu-Feng Lee, "A Wideband CMOS Transconductance-Transimpedance Wideband Amplifier," IEEE Midwest Symposium on Circuits and Systems, 2003.

## 國立臺北大學電機工程研究所教師研究成果清單

---

41. Hong-Yi Huang, Shen-Feng Ho and Hsuan-Yi Su, "A Dual Modulus Prescaler Using Double-Edge-Trigger D-Flip-Flop," IEEE Midwest Symposium on Circuits and Systems, 2003.
42. Cheng Jia, Linda Milor, Sheng-Feng Ho and Hong-Yi Huang, "High Speed Phase Detector," IEEE Midwest Symposium on Circuits and Systems, 2003.
43. Cheng Jia, Linda Milor, Sheng-Feng Ho and Hong-Yi Huang, "Linear and Nonlinear Analysis of Ring Oscillator Jitter in Phase Lock Loops," IEEE Midwest Symposium on Circuits and Systems, 2003.
44. Wei-Min Lin and Hong-Yi Huang, "A Low-Jitter Mutual-Correlated Pulse Width Control Circuit," IEEE International SOC Conference, pp. 301-304, 2003.
45. Hong-Yi Huang and Tzu-Sung Yen, "A Low-Voltage Embedded 4N SRAM with Smart Hidden Refresh," IEEE International SOC Conference, pp. 251-252, 2003.
46. Hong-Yi Huang and Yang Chou, "Low Power Circuits Using Charge-Redistribution and Reduced-Swing Schemes," IEEE International SOC Conference, pp. 147-150, 2003.
47. Shu-Feng Lee and Hong-Yi Huang, "A Rail-to-Rail CMOS Operational Amplifier with Programmable Compensation Schemes," IEEE Conference on Electron Devices and Solid-State Circuits, pp. 105-108, 2003.
48. Chin-Shan Shieh, Hong-Yi Huang, Jeng-Dang Jua and Ruey-Nan Yeh, "A High-Bandwidth Wireless Infrared Receiver with Feedforward Offset Extraction", IEEE International Symposium on Circuits and Systems, pp. I.73-I.76, 2003.
49. Cheng Jia, Linda Milor, and Hong-Yi Huang, "Capacitor Coupling Threshold Logic," IEEE Midwest Symposium on Circuits and Systems, pp.483-486, 2002.
50. Cheng Jia, Linda Milor, and Hong-Yi Huang, "High Speed CMOS Capacitor Coupling Threshold Logic," XVII Conferences on Design of Circuits and Integrated Systems, Spain, pp. 413-418, 2002.
51. Hong-Yi Huang and Jinn-Fu-Lin, "Multiple Bulk Input Differential Logic," IEEE Asia-Pacific Conference on Circuits and Systems, pp. 461-464, 2002.
52. Hong-Yi Huang and Shih-Lun Chen, "Threshold Triggers and Accelerator for Deep Submicron Process," IEEE Asia-Pacific Conference on Circuits and Systems, pp. 143-146, 2002.
53. Hong-Yi Huang and Shih-Lun Chen, "Input-Isolated Gain-Enhanced Sense Amplifier," IEEE Asia-Pacific Conference on ASIC, pp. 57-60, 2002.
54. Fu-Kai Tsai and Hong-Yi Huang, "A Detectable Time-Delay-Integration CMOS Readout Circuit for IR Scanning," IEEE International Conference on Electronics, Circuits and Systems, pp. 347-350, 2002.
55. Hong-Yi Huang and Shih-Lun Chen, "High-Speed Receivers for on-Chip

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Interconnection in Deep-Submicron Process,” IEEE International Conference on Electronics, Circuits and Systems, pp. 769-772, 2002.
56. Hong-Yi Huang and Jinn-Fu Lin, “CMOS Bulk Input Technique”, IEEE International Symposium on Circuits and Systems, pp. 253-256, 2002.
57. Hong-Yi Huang and Xuan-Yi Su, “2P2N Pseudo SRAM with Column Hidden Refresh in Standard CMOS Process,” IEEE International Symposium on Circuits and Systems, pp.591-594, 2002.
58. Hong-Yi Huang and Shih-Lun Chen, “Input-Isolated Sense Amplifiers,” IEEE International Symposium on Circuits and Systems, pp.587-590, 2002.
59. Hong-Yi Huang and Teng-Neng Wang, “High-Speed CMOS Logic Circuits in CMOS Capacitor Coupling Technique,” IEEE International Symposium on Circuits and Systems, pp. 634-637, 2001.
60. Hong-Yi Huang and Teng-Neng Wang, “CMOS Capacitor Coupling Logic (C3L) Circuits,” IEEE Asia-Pacific Conference on ASIC Design, pp. 33-36, 2000.
61. Kuo-Hsing Cheng, W.B. Yang, and Hong-Yi Huang, “The Charge Transfer Feedback-Controlled Split Path CMOS Buffer”, *IEEE International Conference on Electronics, Circuits, and Systems*, 1997.
62. Hong-Yi Huang and Yuan-Hua Chu, “Unbalanced Current Sense Amplifier for Low-Power High-Speed PLD’s”, *IEEE International Symposium on Circuits and Systems*, pp. 193-196, 1996.
63. Hong-Yi Huang and Yuan-Hua Chu, “True-Single-Phase All-N-Logic Differential (TADL) for Very High-Speed Complex VLSI”, *IEEE Symposium on Circuits and Systems*, pp. 296-299, 1996.
64. Hong-Yi Huang and Yuan-Hua Chu, “Feedback-Controlled Split-Path CMOS Buffer “, *IEEE International Symposium on Circuits and Systems*, “pp. 230-233, 1996.
65. Hong-Yi Huang, Kuo-Hsing Chen, Jinn-Shyan Wang, and Chung-Yu Wu, “Low-Voltage Low-Power True-Single-Phase Pipelined Systems with Locally Asynchronous Differential Logic Circuits”, *IEEE International Symposium on Circuits and Systems*, pp.1572-1575, 1995.
66. Hong-Yi Huang and Chung-Yu Wu, “New CMOS Differential Logic Circuits for True-Single-Phase Pipelined Systems,” *IEEE International Symposium on Circuits and Systems*, vol.4, pp.15-18, 1994.
67. Hong-Yi Huang and Chung-Yu Wu, “Self-Timed DCVS (SDL) for True-Single-Phase CMOS Pipelined Systems”, *International Symposium on IC Technology, Systems, and Applications*, pp. 219-223, 1993.
68. Hong-Yi Huang and Chung-Yu Wu, “Redundant Algebra and Integrated Circuit

## 國立臺北大學電機工程研究所教師研究成果清單

---

Implementation of Ternary Logic and their Applications”, *IEEE International Symposium on Circuits and Systems*, pp. 1905-1908, 1993.

69. Hong-Yi Huang and Chung-Yu Wu, “CMOS Clamped-Swing Logic and CMOS Differential Clamped-Swing Logic”, *IEEE Midwest Symposium on Circuits and Systems*, pp. 1073-1076, 1992.
70. Chung-Yu Wu and Hong-Yi Huang, “A New Two-Phase Pipelined Dynamic CMOS Ternary Logic”, *IEEE International Symposium on Circuits and Systems*, pp. 582-586, 1990.

### *Local Conference Papers*

1. Hong-Yi Huang, Cheng-Yu Chen and Ting-Chia Yeh, “External Capacitorless Low Dropout Linear Regulator using Cascode Structure,” VLSI Design/CAD Symposium, 2012.
2. Hong-Yi Huang, Fu-Chien Tsai, Jen-chieh Liu, Kun-Hua Lee, Kun-Yuan Chen and Ping-Che Hsieh, “Design and Optimization of Arbitrary Stage Ring Oscillator Using the Interpolating Scheme,” VLSI Design/CAD Symposium, 2012.
3. Hong-Yi Huang, Yuang-Kai Cheng and Yan-Fu Huang, “A Class D Amplifier Using Current Controlled PWM,” VLSI Design/CAD Symposium, 2012.
4. Hong-Yi Huang, Ding-Yu Wei, Wei-Jhe Ma, Shao-Zu Yen and Ching-Hsing Luo, “Near-Field Wireless Power Integrated Circuit Without External Capacitors,” VLSI Design/CAD Symposium, 2012.
5. Chung-Shing Hu, Wei-Song Wang, Shu-Chun Chen, Hong-Yi Huang, Kuo-Chuan Ho, Chia-Yu Lin, Tse-Chuan Chou, Chih-Hsien Hu, Ching-Hsing Luo, “Telemetric Point-of-Care System for Portable UTI Detection,” Symposium on Engineering, Medicine and Biology Applications, 2011.
6. Hong-Yi Huang, Ming-Da Lee and Kun-Yuan Chen, “Simultaneously Bidirectional Transceiver for High-Speed Inter-Chip Data Communications,” VLSI Design/CAD Symposium, 2011.
7. Hong-Yi Huang, Pei-Yin Lee, Chun-Chieh Wu, and Ching-Hsing Luo, “A Fractional-N PLL for MICS Band Application”, VLSI Design/CAD Symposium, 2011.
8. Wei-Song Wang, Hong-Yi Huang, Kuo-Chuan Ho, Chia-Yu Lin, Ching-Hsing Luo, “DDA-Based High-Linearity Potentiostat for Amperometric Electrochemical Sensors,” Symposium on Engineering, Medicine and Biology Applications, 2011.
9. Hong-Yi Huang, Chia-Ming Liang and Patrick Adrian S. Conge, “0.18um 100MHz~2.5GHz Duty Cycle Corrector,” VLSI Design/CAD Symposium,

## 國立臺北大學電機工程研究所教師研究成果清單

---

- S10-3-1-4, 2008.
10. Hong-Yi Huang, Ruei-Iun Pu and Siddarth Rai Mahendra, “Inter-Chip and Intra-Chip Bidirectional Transceiver with Impedance Matching,” VLSI Design/CAD Symposium, S10-3-1-4, 2008.
  11. Hong-Yi Huang and Ru-Jie Wang, “CMOS Bandgap Reference with Curvature Compensation on Higher Order Temperature Terms,” VLSI Design/CAD Symposium, 2007.
  12. Hong-Yi Huang and Jen-Chieh Liu, “All-Digital PLL Using Bulk-Controlled Varactor and Pulse-Based DCO,” VLSI Design/CAD Symposium, 2007.
  13. Hong-Yi Huang, Chia-Ming Liang and Wei-Ming Chiu, “High-Stability Wide-Bandwidth 50% Duty Cycle Corrector,” VLSI Design/CAD Symposium, 2006.
  14. Hong-Yi Huang, Bo-Ruei Wang and Jen-Chieh Liu, “High-Gain and High-Bandwidth Rail-to-Rail CMOS Operational Amplifier,” VLSI Design/CAD Symposium, 2006.
  15. Hong-Yi Huang, Ruei-Iun Pu, “Bidirectional Transceiver for On-Chip Interconnections,” VLSI Design/CAD Symposium, 2006.
  16. Hong-Yi Huang, Shin-Dian Jan, “All Digital Pulsewidth Control Loop with Real Time Output,” VLSI Design/CAD Symposium, 2006.
  17. Hong-Yi Huang, Sheng-Fen Ho and Li-Wei Huang, “A Wideband Programmable Spread-Spectrum Clock Generator,” VLSI Design/CAD Symposium, 2005.
  18. Hong-Yi Huang, Chun-Ting Chen, “A 0.25um 86dB CMOS Wireless Infrared Receiver,” VLSI Design/CAD Symposium, B3-6, 2004.
  19. Hong-Yi Huang and Jian-Hong Shen, “A 66MHz-1GHz DLL-Based Programmable Clock Generator,” VLSI Design/CAD Symposium, P2-16, 2004.
  20. Hong-Yi Huang, Ching-Chieh Wu and Shih-Lun Chen, “Simultaneous Current-Mode Bidirectional Transceiver,” VLSI Design/CAD Symposium, P4-20, 2004.
  21. Hong-Yi Huang, Chun-Jen Huang and Bo-Ruei Wang, “A Low-Voltage Rail-to-Rail Operational Amplifier Using Dual P-Channel Input Pairs,” VLSI Design/CAD Symposium, B4-1, 2004.
  22. Wei-Ming Lin and Hong-Yi Huang, “A Low-Jitter Pulse Width Control Circuit,” VLSI Design/CAD Symposium, B1-4, 2003.
  23. Chin-Shan Shieh and Hong-Yi Huang, “A 250MHz Wireless Infrared Receiver with Feedforward Offset Corrector”, VLSI Design/CAD Symposium, P1-5, 2003.
  24. Hong-Yi Huang and Tzu-Sung Yen, “A Loadless 4N SRAM with Smart Hidden Refresh,” VLSI Design/CAD Symposium, P2-4, 2003.

## 國立臺北大學電機工程研究所教師研究成果清單

---

25. Hong-Yi Huang and Yang Chou, “CMOS Differential Circuits Using Charge-Redistribution and Reduced-Swing Schemes,” VLSI Design/CAD Symposium, C4-5, 2003.
26. Shu-Feng Lee and Hong-Yi Huang, “A Digitally Programmable Rail-to-Rail CMOS Operational Amplifier,” VLSI Design/CAD Symposium, P4-4, 2003.
27. Hong-Yi Huang and Shih-Lun Chen, “Deep-Submicron Interconnection Triggers and accelerator,” VLSI Design/CAD Symposium, pp.129-132, 2002.
28. Hong-Yi Huang and Jinn-Fu Lin, “Frequency Synthesizer Using CMOS Bulk Input Technique”, VLSI Design /CAD Symposium, pp.228-231 , 2002
29. Fu-Kai Tsai and Hong-Yi Huang, “A Infra CMOS Readout Circuit with Time Delay Integration,” VLSI Design /CAD Symposium, pp.26-29, 2002.
30. Hong-Yi Huang and Teng-Neng Wang, “High-Speed Circuits in Capacitor Coupling and Folding Techniques, ” VLSI Design /CAD Symposium, B1-7, 2001
31. Hong-Yi Huang and Shih-Lun Chen, “Sense Amplifiers for High-Speed Interconnection Design,” VLSI Design /CAD Symposium, B1-8, 2001.
32. Hong-Yi Huang and Xuan-Yi Su, “Low-Power 2P2N Pseudo SRAM with Column Hidden Refresh,” VLSI Design /CAD Symposium, C3-8, 2001.
33. Hong-Yi Huang and Teng-Neng Wang, “CMOS Capacitor Coupling (C3) Logic Circuits,“ VLSI Design /CAD Symposium, pp/357-360, 2000.
34. Hong-Yi Huang, Kuo-Hsing Chen, Jinn-Shyan Wang, and Chung-Yu Wu, “True-Single-Phase Pipelined Systems with Locally Asynchronous Differential Logic Circuits”, VLSI Design /CAD Symposium, 1995.
35. Hong-Yi Huang and Chung-Yu Wu, “New CMOS Differential Logic Circuits for True-Single-Phase Pipelined Systems,” VLSI Design /CAD Symposium, 1994.
36. Hong-Yi Huang and Chung-Yu Wu, “A New-Two-Phase Pipelined Dynamic CMOS Ternary Logic,” Electron Devices and Materials Meeting, 1989.

### 劉萬榮教授

1. W.R. Liou, P. H. Chen, R. Marynelle, M. L. Yeh, and C. T. Kuo, “ A dual-mode step-up DC/DC converter IC with current-limiting and EMI reduction techniques, “ IEEE International Conference on Communications, Circuits and Systems Proceedings, Xiamen, China, pp. 1332-1336, 2008 ( Best paper award)
2. W. R. Liou, T. H. Chen, Y. L. Kuo, T. Y. Huang, and M. L. Yeh, “A High Efficiency Dual-Mode Buck Converter IC for Portable Applications,” IEEE International Conference on Communications, Circuits and Systems Proceedings, Kokura, Fukuoka, Japan, pp. 1011-1015, July 11-13, 2007.



## 國立臺北大學電機工程研究所教師研究成果清單

---

3. Y. C. Lin, M. L. Yeh, W. R. Liou, and C. C. Chang, "A Tunable 3.9~7.1 GHz CMOS LNA for Ultra-Wideband Wireless Communication," IEEE International Conference on Communications, Circuits and Systems Proceedings, Kokura, Fukuoka, Japan, pp. 1226-1229, July 11-13, 2007.
4. J. Mukherjee, Y. G. Kim, I. Suh, P. Roblin, Y. C. Lin, W. R. Liou, and M. S. Baghini, "Microstrip equivalent parasitic modeling of RFIC Interconnects," IEEE 50<sup>th</sup> Midwest Symposium on Circuits and Systems, Montreal, pp. 435-437, 2007
5. Xian Cui, P. Roblin, J.S. Lee, W. R. Liou, and Y. G. Kim, "A 3.5GHz CMOS Doherty power amplifier with integrated diode linearizer targeted for Wimax applications," IEEE 50<sup>th</sup> Midwest Symposium on Circuits and Systems, Montreal, pp. 465-468, 2007
6. M. L. Yeh, W. R. Liou, T. H. Chen, Y. C. Lin, and J. J. Ho, "A Low-Power 2/5.8-GHz CMOS LC-VCO for Multi-band Wireless Communication Applications," IEEE International Conference on Communications, Circuits and Systems Proceedings, Guilin, China, pp. 825-828, June 25-28, 2006.
7. Y. C. Lin, W. R. Liou, J. J. Ho, and M. L. Yeh, "An Low Power Ultra-Wideband CMOS LNA for 3.1~8.2-GHz Wireless Receivers," IEEE International Conference on Communications, Circuits and Systems Proceedings, Guilin, China, pp. 1288-1291, June 25-28, 2006.
8. M. L. Yeh, S. H. Kuo, and W. R. Liou, "A Low-Voltage 5-GHz Quadrature Up-Conversion Mixer for Wireless Transmitter," IEEE International Conference on Communications, Circuits and Systems Proceedings, Guilin, China, pp. 2618-2622, June 25-28, 2006.
9. M. L. Yeh, H. J. Chen, W. R. Liou, T. H. Chen, and Y. C. Lin, 2005 "A Fully-Integrated 5.2GHz CMOS RF Transmitter for Wireless Communication", International Symposium on Communications, November 20-22, Kaohsiung, Taiwan.
10. W.R. Liou, H.Y. Siao, R. C. Luo, and Guan-Ren Zeng, 2005 "A Low-Power Multi-Bit Delta-Sigma Modulator with Data Weighted Averging Technique," 2005 Workshop on Consumer Electronics and Signal Processing, November 17-18, Yunlin, Taiwan, 2005.
11. J. T. Chen and W.R. Liou, 2005 "Design of A 3.3 V Curvature-compensated CMOS Bandgap Reference," Workshop on Consumer Electronics and Signal Processing, November 17-18, Yunlin, Taiwan, 2005.
12. W.R. Liou, W.C. Huang, M.L. Yeh, and Y.L. Kuo, "A 3.3V/0.7W 90% Efficiency Class-D Audio Power Amplifier," The 2005 VLSI Design/CAD Symposium,



## 國立臺北大學電機工程研究所教師研究成果清單

---

- Hwalian, Taiwan, pp. 509-512
13. T. H. Chen, W. R. Liou, M. L. Yeh, and J. J. Ho, “ Design of a 1.5V Programmable High-Resolution CMOS Frequency Synthesizer for 5.2GHz Wireless LAN”, Proceedings of the 2004 National Symposium on Telecommunications , Keelung, Taiwan, pp. 223-227, December 3-4, 2004.
  14. M. L. Yeh, H. C. Tsai, W. R. Liou, and T. H. Chen, “ Design of a Fully-Integrated Low-Power CMOS Receiver Front End for IEEE802.11a WLAN”, Proceedings of the 2004 National Symposium on Telecommunications , Keelung, Taiwan, pp. 324-329, December 3-4, 2004.
  15. Gene Eu Jan, T. Y. Juang, C. M. Su and Wan-Rone Liou, 2004 Dec. “3-Dimensional Shortest Path Searching and Chasing in the Volumes,” International Computer Symposium, Da Tung Univ., Taipei, Taiwan
  16. Gene Eu Jan, S. W. Leu, Cheng-Hung Li and Wan-Rone Liou, “Another Approach of Mesh-Connected Trees,” 2004 International Computer Symposium, Da Tung Univ., Taipei, Taiwan, Dec. 2004.
  17. C.Y. Chen, J.J. Ho, C.M. Huang, W.R. Liou, and W.J. Lee, 2004 ” Performance Evaluation of Nano Porosity on WO<sub>3</sub> Films for Electrochromic Applications”, Taiwan International Conference on Nano Science and Technology, Hsinchu, Taiwan, pp. 107-111

陳永源 教授

### Best Paper Award and EI Conferences

1. Yung-Yuan Chen, Cheng-Ming Tsai, Hsueh-Chung Liu & Hung-Chuan Lai, “The Comprehensive Fault-Tolerant Schemes for VLIW Processor”, 7<sup>th</sup> World Multi-Conference on Systemics, Cybernetics and Informatics (**Best Paper Award in the session: Computer Science and Engineering**), Florida USA, pp. 71-76, July 2003.  
NSC 89-2218-E-216-010 and NSC 90-2213-E-216-021
2. Yung-Yuan Chen and Kun-Feng Chen, “Incorporating Signature-Monitoring Technique in VLIW Processors,” 19<sup>th</sup> IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 395-402, Cannes France, Oct. 2004. (EI)\_NSC 93-2213-E-216-019

## 國立臺北大學電機工程研究所教師研究成果清單

---

3. Yung-Yuan Chen, Kuen-Long Leu and Li-Wen Lin, “Hybrid Error-Detection Approach with No Detection Latency for High-Performance Microprocessors,” *The 2006 International Conference on Computer Design*, pp. 196-202, Las Vegas, USA, June 2006. (EI) NSC 92-2213-E-216-005 and NSC 93-2213-E-216-019
4. Kuen-Long Leu, Yung-Yuan Chen and Jwu-E Chen, “A Comparison of Fault Injection Experiments under Different Verification Environments”, *IEEE Fourth International Conference on Information Technology & Applications*, pp. 582-587, Jan. 2007. (EI) NSC 95-2221-E-216-015
5. Yung-Yuan Chen and Geng-Wei Wu, “Fault-Tolerant Verification Platform for Systems Modeled at High Level of Abstraction”, *1<sup>st</sup> IEEE Systems conference*, pp. 1-7, April 2007. (EI) NSC 95-2221-E-216-015
6. Hung-Chuan Lai, Shi-Jinn Horng, Yung-Yuan Chen, Pingzhi Fan, and Yi Pan, “A New Concurrent Detection of Control Flow Errors Based on DCT Technique,” *13<sup>th</sup> IEEE Pacific Rim International Symposium on Dependable Computing*, pp. 201-209, Dec. 2007. (SCI, EI)
7. Yung-Yuan Chen, Kuen-Long Leu and Kun-Chun Chang, “Datapath Error Detection with Hybrid Detection Approach for High-Performance Microprocessors,” *12<sup>th</sup> WSEAS International Conference on Computers*, pp. 95-100, July 2008. (EI) NSC 96-2221-E-216-006.
8. Kun-Chun Chang, Yi-Chinag Wang, Chung-Hsien Hsu, Kuen-Long Leu and Yung-Yuan Chen, “System-Bus Fault Injection in SystemC Design Platform,” *2<sup>nd</sup> IEEE International Conference on Secure System Integration and Reliability Improvement*, pp. 211-212, July 2008. (EI) NSC 95-2221-E-216-015, NSC 96-2221-E-216-006.
9. Yung-Yuan Chen, Shu-Hao Hsu, and Kuen-Long Leu, “An Estimation Model of Vulnerability for Embedded Microprocessors,” *2<sup>nd</sup> IEEE International Conference on Secure System Integration and Reliability Improvement*, pp. 224-225, July 2008. (EI) NSC 96-2221-E-216-006.
10. Yung-Yuan Chen, Yi-Chiang Wang, and Jian-Min Peng, “SoC-Level Fault Injection Methodology in SystemC Design Platform,” *Asia Simulation Conference 2008/ the 7<sup>th</sup> International Conference on System Simulation and Scientific Computing*, pp. 680-687, October 2008. (EI) NSC 97-2221-E-216-018
11. Hung-Chuan Lai, Shi-Jinn Horng, and Yung-Yuan Chen, “An Online Control

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Flow Check for VLIW Processor,” 14<sup>th</sup> IEEE Pacific Rim International Symposium on Dependable Computing, pp. 256-264, Dec. 2008. (EI)
12. Yung-Yuan Chen, Chung-Hsien Hsu, and Kuen-Long Leu, “Analysis of System Bus Transaction Vulnerability in SystemC TLM Design Platform,” *3rd WSEAS International Conference on Computer Engineering and Applications*, pp. 284-289, January 2009, China. (EI) NSC 97-2221-E-216-018
  13. Yung-Yuan Chen, Chung-Hsien Hsu, and Kuen-Long Leu, “SoC-Level Risk Assessment Using FMEA Approach in System Design with SystemC,” *IEEE Symposium on Industrial Embedded Systems*, pp. 82-89, July 2009, Switzerland. (EI) NSC 97-2221-E-216-018
  14. Kuen-Long Leu, Yung-Yuan Chen, Chin-Long Wey and Jwu-E Chen, “Robustness Investigation of the FlexRay System,” *IEEE Symposium on Industrial Embedded Systems*, pp. 148-151, July 2009, Switzerland. (EI)
  15. Gene Eu Jan, Ming Che Lee, S. G. Hsieh, Yung-Yuan Chen, “Transportation Network Navigation with Turn Penalties,” *IEEE/ASME International Conference on Advanced Intelligent Mechatronics*, pp. 1224-1229, July 2009. (EI)
  16. Kuen-Long Leu, Yung-Yuan Chen, Chin-Long Wey, Jwu-E Chen, “A verification flow for FlexRay communication robustness compliant with IEC 61508,” *The 2nd International Conference on Industrial Mechatronics and Automation*, pp. 228-231, May 2010.
  17. Kuen-Long Leu, Yung-Yuan Chen, Chin-Long Wey, Jwu-E Chen, “Robustness Analysis of the FlexRay System through Fault Tree Analysis,” *2010 IEEE International Conference on Vehicular Electronic and Safety*, pp. 30-35, July 2010.
  18. Shie-Lung Li, Yung-Yuan Chen, Jen-Chieh Fang, Jin-Tai Yan, “Development and Application of Fault Injection Platform in FlexRay Drive-by-Wire Systems,” *International Conference on Future Industrial Engineering and Application (ICFIEA)*, pp. 394-397, December 2010.
  19. Yung-Yuan Chen, Shie-Lung Li, and Gene Eu Jan, “Development of Fault Scenario Generator Tool for FlexRay Communication Systems,” *2011 3<sup>rd</sup> International Conference on Computer Engineering and Applications*, pp. V1-409 to V1-413, July 2011.
  20. Chan-Yun Yang, Gene Eu Jan and Yung-Yuan Chen, “Robust CMOS Camera

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Module Lens Calibration by Support Vector Machine Regression,” 8<sup>th</sup> International Symposium on Precision Engineering Measurements and Instrumentation, pp. , August 2012.
21. Yung-Yuan Chen and Chia-Ming Lyu, “ECU-Level Fault-Tolerant Framework for Safety-Critical FlexRay Network Systems,” *2012 International Conference on ICT Convergence*, pp. 553-558, October 2012. (NSC 100-2221-E-305-004, and NSC 101-2221-E-305-007)
  22. Yung-Yuan Chen and Kuen-Long Leu, “Study the Effect of Soft Errors on FlexRay-Based Automotive Systems,” accepted to be presented at International Conference on Electrical and Communication Engineering, October 2012.
  23. Yung-Yuan Chen, Yang-Lun Kuo, and Kuen-Long Leu, “An Autonomous Recovery Software Module for Protecting Embedded OS and Application Software,” Accepted 2012 IEEE Global High Tech Congress on Electronics, Nov. 2012. (NSC 101-2221-E-305-007)
  24. Kuen-Long Leu, Yung-Yuan Chen, Jwu-E Chen and Chin-Long Wey, “Generic Reliability Analysis for Safety-Critical FlexRay Drive-By-Wire Systems,” accepted to be presented at *ACM/IEEE/IFAC/TRB 2012 International Conference on Connected Vehicles and EXPO*, December 2012. (NSC 101-2221-E-305-007)

### D. Conference Paper

1. Yung-Yuan Chen & Shambhu J. Upadhyaya, June 1990,” An Analysis of a Reconfigurable Binary Tree Architecture Based on Multiple-Level Redundancy,” 20th Annual IEEE Int. Symp. on Fault Tolerant Computing, pp.192-199
2. Shambhu J. Upadhyay & Yung-Yuan Chen, Jan. 1991,” Yield and Layout Issues in Fault Tolerant VLSI Architectures,” VLSI Design’ 91:4th IEEE in Int. Symp. pp.255-260
3. Yung-Yuan Chen & Shambhu J. Upadhaya, Nov.1991,” A New Approach to Modeling the Performance of a Class of Fault Tolerant VLSI/WSI Systems Based on Multiple-Level Redundancy,” IEEE Int. Workshop on Defect and Fault Tolerance on VLSI System, pp.157-160

## 國立臺北大學電機工程研究所教師研究成果清單

---

4. Yung-Yuan Chen, Yung-Shiuan Shyu and Ching-Hwa Cheng, Aug 1993, "An Effective Framework for Fault-Tolerant VLSI/WSI Arrays Based on Hybrid Redundancy Approach," 1993 4th Workshop on VLSI DESIGN/CAD, pp.231-235.
5. Mill-Jer Wang, Jwe-E Chen and Yung-Yuan Chen, Sep. 1993, "A New Test Plan and The Effect of Error Testing on Quality Level Prediction", 1993 5th International Symposium on IC Technology, System and Applications, SINGAPORE, pp.343-347.
6. Yung-Yuan Chen, Yung-Shiuan Shyu and Ching-Hwa Cheng, Jan. 1994, "An Effective Framework for Fault-Tolerant VLSI/WSI Arrays Based on Hybrid Redundancy Approach", IEEE International Conference on Wafer-Scale Integration, pp.153-162
7. Yen-Shung Chang, Jwu E Chen and Yung-Yuan Chen, Aug. 1994, "Error Classification by Wafer Map Analysis", The Fifth VLSI Design/CAD Symp. pp. 211-214, Taiwan, R.O.C.
8. Yung-Yuan Chen, Ching-Hwa Cheng and Yung-Ci Chou, Aug. 1994, "The Design and Analysis of Fault-Tolerant VLSI/WSI Array Processors", IEEE Region 10' s Ninth Annual International Conference on: " Frontiers of Computer Technology" , pp.637-641, Singapore.
9. Mill-Jer Wang, Jwu-E Chen and Yung-Yuan Chen, Nov. 1994. "To Verify Manufacturing Yield by Testing", IEEE Third Asian Test Symposium, pp.385-390, Nara, Japan.
10. Yung-Yuan Chen, Sau-Gee Chen and Jiann-Cherng Lee, Jan. 1995, "Yield and Performance Issues in Fault-Tolerant WSI Array Architectures", IEEE International Conference on Wafer-Scale Integration, San Francisco, U.S.A.
11. Yung-Yuan Chen, Ching-Hwa Cheng and Jwu-E Chen, Jan. 1995, "An Efficient Switching Network Fault Diagnosis for Reconfigurable VLSI/WSI Array Processors", IEEE Eighth International Conference on VLSI Design, pp. 349-354, New Delhi, India.
12. Mill-Jer Wang, Jwu E Chen and Yung-Yuan Chen, Aug.1995,"Intergrating Test Economics into IC Development Processor",1995 6th VLSI Design/CAD Symposium,pp.69-72.
13. Mill-Jer Wang, Yen-Shung Chang, Jwu E Chen, Yung-Yuan Chen and Shaw

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Cherng Shyu, Nov.1996,"Yeild Improvement by Test Error Cancellation", Fifth Asian Test Symposium,pp.258-262.
14. Gene Eu Jan, Ming-Bo Lin and Yung-Yuan Chen, May 1997,"A Novel Design of Super Concentrator-Base Load Balancer for Highly Parallel Computers",1997 Workshop on Distributed System Technologies & Applications,pp.589-596
  15. Yung-Yuan Chen and Chungti Liang, May 1997,"Resource Placement in Star Network",1997 Workshop on Distributed System Technologies & Applications,pp.479-488
  16. Jih-Jeen Chen, Yung-Yuan Chen, Chun-Yeh Liu, and A.W.Su, Aug. 1997,"The Architectural Design of a DSP Processor with Multimedia Instructions," The 8th VLSI Design/CAD Symposium,pp.313-316.
  17. Gene Eu Jan, Jin Yan Hsu and Yung-Yuan Chen, Nov. 1997 " Computerized shortest path searching and automatic collision-avoidance system," The 4<sup>th</sup> Transportation Safety Symposium, National Chung Kung Univ., Taiwan, pp. 153-162
  18. Yung-Yuan Chen, Chi-Jen Lee, Romg-Hao Lin and Chang-Lung Larn, "A Design and Testing of Pipeline DSP Processor with Special Application in H.263 Codec Processor," The 10<sup>th</sup> VLSI Design/CAD Symposium, pp. 149-152, August 1999.
  19. Yung-Yuan Chen, Leifone Chen & Chang-Lung Larn, "Fault Injection into VHDL Models: Fault Analysis of a Pipeline Processor," The 11<sup>th</sup> VLSI Design/CAD Symposium, pp. 231-234, August 2000.
  20. Gene Eu Jan, Lokar J. Y. Lin, W. R. Liou and Y. Y. Chen, "The Design and Implementation of a 2048-bit RSA Encryption/Decryption Chip," The 2003 International Conference on VLSI, Las Vegas, U. S. A., pp. 329-335, June 2003.
  21. Hung-Chuan Lai, Shi-Jinn Horng and Yung-Yuan Chen, "A Comprehensive Design Framework for Fault-Tolerant VLIW Processors," The 14<sup>th</sup> VLSI Design/CAD Symposium, pp. 301-304, August, 2003.
- NSC 92-2213-E-216-005
22. Yung-Yuan Chen, Shi-Jinn Horng and Hung-Chuan Lai, "An Integrated Fault-Tolerant Design Framework for VLIW Processors," Proceedings of 18<sup>th</sup>

## 國立臺北大學電機工程研究所教師研究成果清單

---

- IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 555-562, Boston U.S.A., November 2003. NSC 92-2213-E-216-005
23. Yung-Yuan Chen and Cheng-Chung Tai, "Power-Effective Fault-Tolerant VLIW Processors," 8<sup>th</sup> World Multi-Conference on Systemics, Cybernetics and Informatics, pp. 156-161, Florida USA, July 2004.  
NSC 92-2213-E-216-005 and CHU-91-E-007
24. Kun-Feng Chen and Yung-Yuan Chen, "VLIW Processor with Embedded Watchdog Processor for Control Flow Error Detection," The 15<sup>th</sup> VLSI Design/CAD Symposium, pp. August 2004.
25. Yung-Yuan Chen and Kuen-Long Leu, "A New Signature-Monitoring Technique Based on Instruction Bit Grouping," The 15<sup>th</sup> VLSI Design/CAD Symposium, August 2004.
26. Kun-Jun Chang and Yung-Yuan Chen, "System-Level Fault Injection in SystemC Design Platform," 8<sup>th</sup> International Symposium on Advanced Intelligent Systems, pp. 354-359, Sept. 2007. NSC 95-2221-E-216-015
27. Meng-Ju Shih, Yung-Yuan Chen and Gene Eu Jan, "Experimental Assessment of Fault Coverage for Fault-Tolerant High-Performance Processors," 8<sup>th</sup> International Symposium on Advanced Intelligent Systems, pp. 564-569, Sept. 2007.
28. 汪碩彥、陳永源, "利用軟體實踐錯誤注入進行嵌入式系統的強韌度驗證", 2008 資訊系統應用學術研討會, October 2008.
29. 陳信宇、陳永源, "系統晶片強韌度驗證分析工具平台開發", 2009 全國計算機會議, pp. 1-12, November 2009.
30. Jen-Chieh Fang, Yung-Yuan Chen, Jin-Tai Yan, Gene Eu Jan, "Fault Injection Platform Compliant with EN50159 for FlexRay Drive-by-Wire Systems," 2010 Cross-Strait Conference on Information Science and Technology, pp. 179-183, July 2010.
31. G. E. Jan, J. J. Hsu, Y.-Y. Chen and B.-S. Lin, "A Fastest Rectilinear Steiner Tree Algorithm Based on the H-tree," Proceedings of National Computer Symposium, Vol. 3: Computer Architectures, Embedded System and VLSI/EDA, Taiwan, pp. 20-27, Dec. 2011.
32. G. E. Jan, Y. C. Wu, Y.-Y. Chen and H.-R. Liu, "Practical Route Planning on the



## 國立臺北大學電機工程研究所教師研究成果清單

Smartphones,” The 2011 International Conference and Annual Meeting of Chinese Institute of Transportation, Chiao Tung Univ., Hsin-Chu, Taiwan, pp. 1152-1171, 2011.

33. 陳永源、劉家銘、張哲豪, “FlexRay 通訊系統的容錯技術探討,” 第十七屆車輛工程研討會, pp. 513-520, 南投/台灣, 十一月/2012。(NSC 100-2221-E-305-004)

楊棧雲 教授

研討會論文

1. Feng-Yi Chou, Chan-Yun Yang, Jr-Syu Yang. Support vector machine based artificial potential field for autonomous guided vehicle. In *Proc. of Fourth International Symposium on Precision Mechanical Measurements, Proc. of SPIE* vol. 7130, 71304J, Anhui, China, 2008. (EI)
2. Chan-Yun Yang, Jian-Jun Wang, Jr-Syu Yang, Guo-Ding Yu. Imbalanced SVM learning with margin compensation. *Lecture Notes in Computer Science*, 5263:636–644, 2008. (EI)
3. Chan-Yun Yang, Wei-Wen Tseng, Jr-Syu Yang. Reducing false alarm of video-based smoke detection by support vector machine. *Lecture Notes in Computer Science*, 5075:102–113, 2008. (EI)
4. JianJun Wang, Chan-Yun Yang, Baili Chen. Sparse signal recovery based on  $l_q$  ( $0 < q \leq 1$ ) minimization. *2011 International Conference on Multimedia and Signal Processing*, Guilin, China, pp. 239-242, 2011,05.
5. Jr-Syu Yang, Chiun-Shiang Su, Chan-Yun Yang. Localization/Mapping Motion Control System for a Mobile Robot. *7th International Symposium on Precision Engineering Measurements and Instrumentation ISPEMI*, Yunnan, China, 2011,08,07-11.
6. 涂逸宏, 潘星佑, 陳建凱, 張育晨, 楊棧雲. 二節式個人乘具之曳引機構. 第十四屆全國機構與機器設計學術研討會, 中壢, 台灣, 國立中央大學, 2011,11,04.
7. 張育晨, 陳建凱, 潘星佑, 涂逸宏, 楊棧雲. 個人乘具牽引機構之設計. 機電整合科技應用研討會, 台北, 台灣, 北台灣科學技術學院, 2011,07,28.
8. Wen-Wen Tseng, Chan-Yun Yang. A new application of wireless sensor networks: The integration of Zigbee technology and smoke detectors. *2010 International security technology and Management Conference*, Taipei, Taiwan, 2010,09,8-11.

## 國立臺北大學電機工程研究所教師研究成果清單

---

9. Chan-Yun Yang, Han-Chieh Chiu, Hung-Wei Yeh, Jer-Huan Jang, Chai-Chun Hsieh. Effect of duty-cycle on the performance of magnetic driven reciprocating pump. *2009 CACS International Automatic Control Conference*, Taipei, Taiwan, 2009,11,28.
10. Jr-Syu Yang, Chan-Yun Yang, Chia-Hsiao Liu. Offense/Defense Decision-Making Controller for a Billiard Robot. *International Conference on Man-Machine Systems (ICoMMS 2009)*, Penang, Malaysia, 2009,10,12.

林嘉淦 教授

### 研討會論文

1. **J. C. Lin\***, M. K. Hsu, H. T. Hou, and S. H. Liu, "Improvement of Photoluminescence Uniformity of Porous Silicon by Using Stirring Anodization Process," *World Academy of Science, Engineering and Technology*, Issue 61, January 2012, Zurich, Switzerland.
2. **J. C. Lin\***, M. K. Hsu, H. T. Hou, and S. K. Wang, "Patternable Nanoporous Silicon Manufacture by a Novel Mask-Free Method of Interfering Electrochemical Anodization Technology," *EICC-1: First EuCheMS Inorganic Chemistry Conference*, April 11-14 2011, University of Manchester, UK.
3. **J. C. Lin\***, F. X. Zeng, J. N. Wei, C. T. Liu, M. K. Hsu and H. T. Hou, "Characteristics of two-stage  $\Gamma$ -gate on AlGaAs/InGaAs/AlGaAs DH-HEMTs by using AlGaAs/InGaP etching-stop layers," 2011 International Conference on Advanced in Materials and Manufacturing Processes (ICAMMP-2011), Guilin, P. R. China, December 16-18, 2011.
4. **J. C. Lin\***, H. T. Hou, M. K. Hsu, and K. M. Huang, "Manufacture and Characterization of Thin-Film Porous Silicon Diode Device Structuring on P<sub>PSI</sub>/N<sub>PSI</sub> Junction," *2<sup>nd</sup> Nanotoday Conference*, Marriott Waikoloa, USA, Dec. 11-15, 2011.
5. **J. C. Lin\***, M. K. Hsu, H. T. Hou and J. C. Pan, "Combined Manufacturing Process of Electrochemical-Etching and Electroplating on Nanoporous Silicon for its Metallization," *2<sup>nd</sup> Intentional Conference on Manufacturing Science and Engineering (ICMSE-2011)*
6. **J. C. Lin\***, M. K. Hsu, H. T. Hou and J. Y. Wu, "The Fabrication of Glucose Sensor by Nanoporous Silicon Film and Its Switching Characteristics on Visible Color Light Response," *SPIE Smart Structure/NDE 2011*, 2011.

## 國立臺北大學電機工程研究所教師研究成果清單

---

7. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng, "Al-doped Zinc Oxide Field Emitter Array Controlled by High-Voltage Poly-Si Thin Film Transistor," *Solid State Devices and Materials (SSDM)*, 2010.
8. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I. C. Lee, C. T. Chang, and H. C. Cheng, "Fabrication and Characterization of NiO Nanoflowers/ZnO Nanowires P-N Heterostructure," *IEEE NANO 2010-Joint Symposium with NANO KOREA 2010*, 2010.
9. P. Y. Yang, J. L. Wang, W. C. Tsai, S. J. Wang, **J. C. Lin**, I-Che Lee, C. T. Chang, and H. C. Cheng, "Synthesis and Field Emission Characterizations of Al-Doped ZnO Nanostructures Grown at Low Temperature," *IEEE NANO 2010-Joint Symposium with NANO KOREA 2010*, 2010.
10. P. Y. Yang, I. C. Lee, C. T. Chang, K. C. Lin, J. L. Wang, K. J. Cheng, **J. C. Lin**, and Huang-Chung Cheng, "UV photodetectors with lateral self-assembled ZnO nanowires grown at low temperature," *216th Electrochemical Society (ECS) Meeting*, 2009.
11. **J. C. Lin\***, Chih-Tsung Chou, Meng-Kai Hsu, His-Ting Hou and Chun-Cheng Peng, "Effect of spinning magnetic force on nanoporous silicon manufacture," *2010 International Conference on Optics and Photonics in Taiwan (OPT 2010)*, Tainan, Taiwan, December 3-4, 2010.
12. **J. C. Lin\***, H. T. Hou, M. K. Hsu, and T. C. Chiu, "A Study of Integrated Method of Electrochemical-Etching and Electroplating for Porous Silicon Fabrication," *The 7<sup>th</sup> International Conference on Optics-photonics Design & Fabrication (ODF'10)*, Yokohama, Japan, April 19-20, 2010.
13. **J. C. Lin\***, and W. C. Tsai, Meng-Kai Hsu, Hsi-Ting Hou and Yi-Hung Chen, "Thermal Sensors Based on Nano Porous Silicon," SPIE Symposium on SPIE Smart Structures and Materials + Nondestructive Evaluation and Health Monitoring (*SPIE Smart Structures/NDE*), San Diego, USA, March 7-11, 2010.
14. W. C. Tsai, S. J. Wang, **J. C. Lin**, C. R. Tseng, F. S. Tsai, and W. I. Hsu, "Preparation of NiO/ZnO Nanoheterojunction Arrays and Their Optoelectric Characteristics under UV Light Illumination," *International Conference on Solid State Devices and Materials (SSDM 2009)*, Sendai Kokusai Hotel, Miyagi, Japan, 2009.
15. W. C. Tsai, S. J. Wang, C. R. Tseng, W. I. Hsu, and **J. C. Lin**, "Preparation of ZnO Nanowires/P-GaN Nanoheterojunction Arrays and Their

## 國立臺北大學電機工程研究所教師研究成果清單

---

- Optoelectric Characteristics under UV and Solar Lights,” *67th Annual Device Research Conference (67<sup>th</sup> DRC)*, Penn State University, University Park, PA, USA, 2009.
16. W. C. Tsai, S. J. Wang, C. R. Tseng, W. I. Hsu, R. M. Ko, **J. C. Lin**, K. M. Uang, and T. M. Chen, “Preparation and Optoelectronic Properties of One-Dimensional Hydro- thermally Grown ZnO Nanowires/P-GaN Nano Heterojunction Structures,” *2009 1st Nano Today Conference*, Biopolis, Singapore, 2009.
  17. **J. C. Lin\***, S. J. Wang and W. C. Tsai, “Alcohol and Gas Sensors Based on Nano Porous Silicon,” *2009 1st Nano Today Conference*, Singapore, August 2-5, 2009.
  18. H. Y. Tu, S. J. Lin, **J. C. Lin**, and H. T. Hou, “The Structure and Photoluminescence Analysis of Zinc Oxide Films on Glass Substrates,” *MBE Taiwan 2009*, pp. 85-86, Hualien, Taiwan, June 5-6, 2009.
  19. W. C. Tsai, S. J. Wang, C. R. Tseng, R. M. Kuo, and **J. C. Lin**, “Preparation of Ni/Zn and NiO/ZnO heterojunction nanowires and their optoelectrical characteristics,” *2009 Europe Optics and Optoelectronics (EOO)*, Prague, Czech Republic, April 20-24, 2009.
  20. W. C. Tsai, S. J. Wang, C. R. Tseng, R. M. Kuo, and **J. C. Lin**, “Preparation and optoelectronic properties of NiO/ZnO heterostructure nanowires,” *2009 Europe Optics and Optoelectronics (EOO)*, Prague, Czech Republic, April 20-24, 2009.
  21. **J. C. Lin\***, B. R. Jeng, and H. T. Hou, “雙面多孔矽製程之研究,” 2009 Annual Meeting of the Polymer Society, Taipei, Taiwan, January 9-10, 2009.
  22. J. Y. Wu and **J. C. Lin**, “單晶矽之電化學製程後多孔矽浸泡處理之發光特性研究,” 2009 Annual Meeting of the Polymer Society, Taipei, Taiwan, January 9-10, 2009.
  23. **J. C. Lin\***, H. C. Lin, C. W. Chen, and H. T. Hou, “The Structure and Photoluminescence Analysis of Porous Silicon with Thermal Heating Method,” *International Conference on Optics and Photonics in Taiwan 2008 (OPT 2008)*, December 5-6, 2008.
  24. **J. C. Lin\***, C. W. Chen, and H. T. Hou, “The uniformity improvement of porous silicon by thermal heating method,” *2008 International Electron Devices and Materials Symposia (IEDMS 2008)*, Taiwan, November 28-29, 2008.

## 國立臺北大學電機工程研究所教師研究成果清單

---

25. **J. C. Lin\***, H. C. Lin, and H. T. Hou, “多孔矽上濺鍍氧化銦錫薄膜之反射率分析研究,” *2008 Material Research Science (MRS 2008)*, Taiwan, November 21-22, 2008.
26. **J. C. Lin\***, W.C. Tsai, H. T. Hou and S. J. Wang “A Maskless Method of Patterned Porous Silicon Formation by a Localized Electrical Field,” *2008 International Conference on Solid State Devices and Materials (SSDM 2008)*, Tsukuba, Ibaraki, Japan, Sept. 23-26, 2008.
27. **J. C. Lin\***, W.C. Tsai, K.M. Huang and S.J. Wang “Porous Silicon Fabrication for Visible Light Emissions and its White Light Responses,” *2008 International Conference on Solid State Devices and Materials (SSDM 2008)*, Tsukuba, Ibaraki, Japan, Sept. 23-26, 2008. (Oral Presentation)
28. **J. C. Lin\***, C. H. Fu, and H. T. Hou, “鈦膜厚度對多孔矽光電特性之影響研究,” *Optics and Photonics Taiwan 2007 (OPT 2007)*, p. 77 (AP121), November 30–December 1, 2007.
29. **J. C. Lin\***, J. W. Chen, and H. T. Hou, “使用加熱電化學蝕刻的光激發光結構,” *Optics and Photonics Taiwan 2007 (OPT 2007)*, p. 81 (AP157), November 30–December 1, 2007.
30. **J. C. Lin\*** and K. M. Huang, “超常溫蝕刻之N-type多孔矽及微結構分析之研究,” *2007 Material Research Science (MRS 2007)*, p. 197, November 16-17, 2007.
31. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, “Novel BCD Circuits Design Using And-Or-Inverter Gate and Its Quantum-Dot Cellular Automata Implementation,” *Proceedings of the 9th Joint Conference on Information Sciences*, (All articles of these proceedings are indexed by EI/Compendex), *2006 International Conference on Photonics, Networking and Computing (JCIS-PNC 2006)*, 2006. 【 ISBN-10: 90-78677-01-5; ISBN-13: 978-90-78677-01-7 , 此會議論文亦收錄於EI】
32. **J. C. Lin\*** and J. Y. Yeh, “Conditional sum adder circuit design using quantum-dot cellular automata,” *International Electron Devices and Materials Symposia (IEDMS 2006)*, 2006. 【本篇論文獲2006台灣電子材料與元件協會所頒授之「傑出論文獎」】
33. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, “Frequency Dividers Circuit Design Using Quantum-dot Cellular Automata,” *2006 International Symposium on Nano Science and Technology (ISNST 2006)*, Tainan, Taiwan, 9-10 November 2006. 【 ISBN-10: 986-6975-02-09, ISBN-13:

## 國立臺北大學電機工程研究所教師研究成果清單

987-986-6975-02-8】。

34. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, "Novel BCD circuits design using quantum-dot cellular automata," *2006 Symposium on Nano Device Technology (SNDT Taiwan 2006)*, 2006. 【ISBN: 957-29435-3-7】。
35. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, "以奈米量子材料(量子點細胞計算機)設計PLA電路," *Proceeding of 2006 Material Research Science (MRS 2006)*, p. 358, 2006.
36. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, "The Study of the Multi Inputs Quantum-Dot Cellular Automata," 2006 Conference on Electronic Communication and Applications (*CECA 2006*), pp. 628-632, 2006.
37. **J. C. Lin\***, J. Y. Yeh, and W. C. Tsai, "進行以量子點細胞計算機設計正反器電路," *2006 Optics and Photonics (OPT 2006)*, p. 59 (AP114), 2006.
38. **J. C. Lin\***, Z. C. Chang, and H. T. Hou, "改變陰極線圈形狀對蝕刻多孔矽的影響" 2006精密檢測與奈米技術研討會, p. 34-39, Taiwan, 2006.
39. **J. C. Lin\***, C. W. Chen, and H. T. Hou, "矽晶片陽極電化學選擇性蝕刻的多孔矽結構," 2006 Optics and Photonics (*OPT 2006*), 2006.
40. **J. C. Lin\***, C. H. Fu, and H. T. Hou, "不同蝕刻電流下多孔矽結構與電特性現象" 2006精密檢測與奈米技術研討會, Taiwan, 2006.
41. **J. C. Lin\***, C. W. Chen, and H. T. Hou, "矽晶片二次選擇性蝕刻的多孔矽結構" 2006精密檢測與奈米技術研討會, Taiwan, 2006.
42. **J. C. Lin\***, H. T. Hou, W. L. Chen "Double Etching Process of Porous Silicon," *2005 Optics and Photonics (OPT 2005)*, p.41, Tainan, Taiwan, December 9-10, 2005.
43. **J. C. Lin\***, Y. C. Chen "The simulation of high-performance InGaP/InGaAs/GaAs pseudomorphic HEMT," *2005 Electronic Devices and Material Symposium (EDMS 2005)*, p. 71, I-Shou Kaohsiung, Taiwan November 24-25, 2005.
44. **J. C. Lin\***, Y. C. Chen, J. W. Chen, and X. J. Chang, "Design of high performance  $\delta$ -doped heterojunction structure transistors," 2005 Material Research Science (*MRS 2005*), p. 111, November 25-26, 2005.
45. **J. C. Lin\*** and H. T. Hou "The Structure and Characteristic Analysis on Porous Silicon," 2005 Conference of Precise Detection and Nanotechnology, pp. 103-108, Tamshui, Taipei, Taiwan, November 24, 2005.
46. **J. C. Lin\***, and P. Y. Yang, "The Study of Double Heterojunction HEMTs," *MBE Taiwan 2004*, pp.51-53, Kaohsiung, Taiwan, April 29-30, 2004.



## 國立臺北大學電機工程研究所教師研究成果清單

---

47. T. W. Hsu, C. C. Yang, and **J. C. Lin**, "Design of UART with Built-in Self Test," 2004 High Speed PCB, pp. 21-26, Taipei, Taiwan, June 7, 2004.
48. **J. C. Lin\*** and P. Y. Yang, "具量子效應及變形複合通道之高電子遷移率場效電晶體最佳化設計," 2004 Material Research Science (*MRS 2004*), p.282, November 17-18, 2004.
49. **J. C. Lin\***, W. S. Li, and S. L. Sun, "The Study on Schottky Contacts and Electronic Material Properties of Porous Silicon," 2004 Material Research Science (*MRS 2004*), p. 310, November 17-18, 2004.
50. **J. C. Lin\*** and S. L. Sun, "Simulation and Analysis of Devices and Materials on the Complementary Metal Oxide Semiconductor Transistors," 2004 Material Research Science (*MRS 2004*), p. 282, November 17-18, 2004.
51. **J. C. Lin\***, Y. J. Chang and F. S. Chu, "The Design Rules of InP Dual-Channel Heterostructure FETs," 2003 Electronic Devices and Material Symposium (*EDMS 2003*), pp. 372-375, Keelung, Taiwan, November 21-22, 2003.
52. **J. C. Lin\***, Y. J. Chang and F. S. Chu, "The Design and Simulation of III-V Compound Semiconductor HFETs," 2003 Material Research Science (*MRS 2003*), p. 284, Tainan, Taiwan, November 21-22, 2003.
53. **J. C. Lin\***, M. Yeh, and W. R. Liou, "The Interface Roughness Scattering Parameter Extraction Method of Large-Signal Resonant Tunneling Diode Model for SPICE Simulation," *The 14th Technological & Vocational Education Conference*, Tainan, Taiwan, May, 1999.
54. M. Yeh, **J. C. Lin**, and W. R. Liou, "The Influences of Interface Roughness Scattering and Contact Resistance on the Maximum Oscillation Frequency of RTD Oscillators," *The 13<sup>th</sup> Technological & Vocational Education Conference*, pp. 215-219, Taipei, Taiwan, March, 1998.
55. **J. C. Lin**, S. J. Wang and H. Y. Tsai, "Observation of Negative Differential Resistance Phenomena in Porous Silicon Superlattice Structures," 1996 International Conference on Solid State Devices and Materials (*SSDM 96*), August 26-29, 1996.
56. **J. C. Lin**, S. J. Wang, W. R. Liou, Y. C. Luo and C. Y. Cheng, "The Study of Negative Differential Resistance Phenomenon in a Two-Step Barrier Diode," 1996 IEEE International Conference on Semiconductor Electronics (*ICSE '96*), November 24-28, 1996, Shangri-La's Rasa Sayang Resort, Penang, Malaysia.

## 國立臺北大學電機工程研究所教師研究成果清單

---

57. C. Y. Cheng, S. J. Wang, **J. C. Lin** and Y. C. Luo, "The Study of -Doping Concentration Effect on a Novel Quantum-well HEMT Structure," *1996 IEEE International Conference on Semiconductor Electronics (ICSE '96)*, November 24-28, 1996, Shangri-La's Rasa Sayang Resort, Penang, Malaysia.
58. W. R. Liou, **J. C. Lin** and M. Yeh, "A New Approach to Analyze High-Frequency Resonant Tunneling Diode Oscillator," *The 11th Technological & Vocational Education Conference*, Taipei, Taiwan, March 1996.
59. M. Yeh, **J. C. Lin** and W. R. Liou, "The Interface Roughness Scattering Effect and the Cause of Asymmetry Phenomenon in I-V Characteristic of Resonant Tunneling Diodes," *The 10th Technological & Vocational Education Conference*, Taipei, Taiwan, March, 1995.
60. **J. C. Lin\***, S. J. Wang, W. R. Liou, Y. C. Luo, B. Y. Yang and C. Y. Cheng, "The Influence of Interface Roughness Scattering Effect on Asymmetric and/or Steplike I-V Characteristic of Double and Triple Barrier Resonant Tunneling Diodes," *Sixth International Symposium on IC Technology, System & Applications (ISIC-95)*, pp. 459-463, 6-8 September 1995, Nanyang University and IEEE Singapore Section, Marina Mandarin, Singapore.
61. C. Y. Cheng, S. J. Wang, **J. C. Lin**, Y. C. Luo and B. Y. Yang, "The Study of Quantum-Well Width Effect on a Novel Quantum-Well HEMT Structure," *Sixth International Symposium on IC Technology, System & Applications (ISIC-95)*, pp. 126-130, 6-8 September 1995, Nanyang University and IEEE Singapore Section, Marina Mandarin, Singapore.
62. Y. C. Luo, S. J. Wang, Y. G. Chiou, **J. C. Lin**, B. Y. Yang and C. Y. Cheng, "Numerical Analysis of Si Schottky/2DEG Barrier Diode Using Boundary Element Method," *Sixth International Symposium on IC Technology, System & Applications (ISIC-95)*, pp. 454-458, 6-8 September 1995, Nanyang University and IEEE Singapore Section, Marina Mandarin, Singapore.
63. Y. C. Luo, S. J. Wang, S. P. Fuh and **J. C. Lin**, "Parameter Analysis of the SiGe Base Layer on the Current Gain and Cut off Frequency of Si/SiGe HBTs," *Proceedings of IUMRS International Conference on Electronic Materials (IUMRS-ICEM'94)*, December 19-22, 1994, Hsinchu, Taiwan.

## 國立臺北大學電機工程研究所教師研究成果清單

J. C. Lin\* and S. J. Wang, "The Study of Two-Dimensional Carrier Gas in Semiconductor Heterostructures for HEMT Applications," *Fifth International Symposium on IC Technology, System & Applications (ISIC-93)*, pp. 146-150, 15-17 September 1993, Hyatt Regency, Singapore.

### 【專書、技術報告】

詹景裕教授

1. IC 設計與實作: 柳彥祺、詹景裕, "USB OTG 晶片設計與實作," July 2005.
2. IC 設計與實作: 鍾元浩、詹景裕, "SERPENT 加解密晶片設計與實作," July 2005.
3. Gene Eu Jan and K.-Y. Chang, "二維與三維格狀之運輸網路中具有轉彎加權功能之最佳路徑規劃", 國科會計畫報告, 編號: NSC-92-2211-E-019-018, Aug. 2004.
4. I. J. Lin and Gene Eu Jan, "二度空間與三度空間斜線連結的網狀架構上之可容錯的直線式史坦納樹試誤型演算法(1/2)", 國科會計畫報告, 計畫編號: NSC-92- 2213-E-019-016, Aug. 2004.
5. I. J. Lin and Gene Eu Jan, "二度空間與三度空間斜線連結的網狀架構上之可容錯的直線式史坦納樹試誤型演算法(2/2)", 國科會計畫報告, 計畫編號: NSC-93- 2213-E-019-016, Aug. 2005.
6. Gene Eu Jan and Ki-Yin Chang, "三度空間中任意形狀機器人之最短路徑規劃(1/2)", 國科會計畫報告, 編號: NSC- 93-2212-E-305-001, Aug. 2005.
7. Ki-Yin Chang and Gene Eu Jan, "電子海圖上不同權重海域之最佳路徑規劃", 國科會計畫報告, 編號: NSC-93-2211-E-019-018, Aug. 2005.
8. Gene Eu Jan and Ming-Bo Lin, "多播封包交換器之設計與實作", 國科會計畫報告, 計畫編號: NSC- 93-2213-E-305-006, Aug. 2005.
9. Gene Eu Jan and Ki-Yin Chang, "三度空間中任意形狀機器人之最短路徑規劃(2/2)", 國科會計畫報告, 編號: NSC- 93-2212-E-305-001, Aug. 2006.
10. Z. J. Chang and Gene Eu Jan, "專屬無線都會網路(WiMAX 802.16)密碼組暨密鑰管理安全機制研究", 國科會計畫報告, 編號: NSC-95-2623-7-305-001-D, 2006.
11. Gene Eu Jan, "X 架構中試誤型史坦納樹演算法及電子設計自動化的應用(1/3)", 計畫編號: NSC- 93-2213-E-305-006, July 2007.
12. Ming-Bo Lin and Gene Eu Jan, "USB OTG 晶片與 USB 播放系統設計與實作", 國科會計畫報告, 計畫編號: NSC-93- 2213-E-019-016, Oct. 2007.

## 國立臺北大學電機工程研究所教師研究成果清單

---

13. Gene Eu Jan, “X 架構中試誤型史坦納樹演算法及電子設計自動化的應用 (2/3)”，計畫編號: NSC- 93-2213-E-305-006, July 2008.
14. Wan-Rone Liou, S.-W. Leu, and Gene Eu Jan, “教育部 VLSI 學程規劃”，教育部計畫報告，Aug. 2004.
15. Gene Eu Jan and Y. C. Ma, “教育部提升相關系所師資質量計畫”，教育部計畫報告，Aug. 2005.
16. Gene Eu Jan and H.-Y. Huang, “前瞻晶片系統設計(SOC)學程計畫(1/2)”，教育部計畫報告，Mar. 2008.
17. Gene Eu Jan and H.-Y. Huang, “前瞻晶片系統設計(SOC)學程計畫(2/2)”，教育部計畫報告，Mar. 2009.

### 黃弘一副教授

- 01 導尿管嵌入式晶片無線傳輸定點照護系統(1/3) (97 年國科會計畫報告)
- 02 高速高解析度脈衝訊號處理之設計與應用(2/3) (97 年國科會計畫報告)
- 03 高速高解析度脈衝訊號處理之設計與應用(1/3) (96 年國科會計畫報告)
- 04 高效能可程式化展頻時脈產生器之設計與研製(2/2) (95 年國科會計畫報告)
- 05 高效能可程式化展頻時脈產生器之設計與研製(1/2) (94 年國科會計畫報告)
- 06 深次微米低電壓高速積體電路設計與分析 (93 年國科會計畫報告)

### 劉萬榮教授

1. 可攜式無線通訊系統中高效率低雜訊動態雙調變模式電源管理晶片之研製 (II) (國科會計畫報告)
2. 可攜式無線通訊系統中高效率低雜訊動態雙調變模式電源管理晶片之研製 (I) (國科會計畫報告)

## 國立臺北大學電機工程研究所教師研究成果清單

3. 5GHz 無線通訊系統中基頻低功率消耗寬動態範圍類比數位轉換器之研製 (2/2) (國科會計畫報告)
4. 5GHz 無線通訊系統中基頻低功率消耗寬動態範圍類比數位轉換器之研製 (1/2) (國科會計畫報告)
5. 應用於 5GHz 無線通訊系統之高解析度頻率合成器設計與開發 (國科會計畫報告)

陳永源 教授

1. Yung-Yuan Chen and Chun-Yeh Liu, Aug. 1997, 超大型積體電路設計導論與實驗計畫報告, 八十六年度大學校院 VLSI 教育改進計畫, 教育部顧問室。
2. Yung-Yuan Chen, Aug. 1998, 進階超大型積體電路系統設計計畫報告, 八十七年度大學校院 VLSI 教育改進計畫, 教育部顧問室。
3. 陳永源, 線傳行控系統前瞻控制網路技術研究與開發-系統失效安全/網路容錯技術成果報告, 國防部軍備局中山科學研究院 97 年度委託學術合作研究計畫, 九十七年九月。
4. 陳永源, FlexRay 通訊可靠度研究成果報告, 財團法人車輛研究測試中心委託合作案, 九十八年六月。
5. 許仲賢, 張坤鈞, 陳永源, 魏慶隆, 使用 FlexRay 架構建立一個線傳控制系統 Drive-by-Wire 實驗平台, 經濟部技術處高安全控制網路通訊平台技術開發計畫-子計畫: 高可靠度的容錯通訊技術, 九十九年五月。
6. 呂昆龍, 陳永源, 魏慶隆, 有效的高可靠度 FlexRay 通訊系統設計流程, 經濟部技術處高安全控制網路通訊平台技術開發計畫-子計畫: 高可靠度的容錯通訊技術, 九十九年五月。

林嘉淦 教授

### 專書及專書論文

1. **J. C. Lin\*** and W. C. Tsai, "Novel Manufacturing and Processing Technologies of Nanoporous Silicon," in Nanotechnology Research Developments edited by R. Jimenez-Contreras, Nova Science Publishers, Inc. (2007). [ISBN 978-1-60021-899-6]
2. **J. C. Lin\*** and W. C. Tsai, "Light Emissions from Nanoporous Silicon Surfaces by a Novel Chemical Anodization Processes," in Chemical Reactions on Surfaces edited by James I. Duncan and Artur B. Klein, Nova

## 國立臺北大學電機工程研究所教師研究成果清單

Science Publishers, Inc. (2008). [ISBN 978-1-60456-898-1]

3. **J. C. Lin**, "Physics, Simulation and Fabrication of Novel Resonant Tunneling Diodes," Doctoral Dissertation, 1996.

**J. C. Lin**, "The Study of Two-Dimensional Carrier Gas in Semiconductor Hetero-structures and Its Applications on High Speed Devices," Master Thesis, 1992.

### 【專利】

詹景裕教授

1. Gene Eu (Ching Yuh) Jan and Vincent Chen, "A HANDHELD CAMCORDER WITH LICENSE PLATE RECOGNITION FUNCTION," Taiwan, R. O. C., 2008.

黃弘一副教授

*Patents*

1. Hong-Yi Huang, Rui-Yun Pu and Yuan-Hua Chu, "Signal Transceiver Apparatus and System," U.S. patent US2010150213 (A1), Jun. 17, 2010, US 8,154,318 B2, Apr. 10, 2012.
2. Hong-Yi Huang, Ru-Jie Wang and Yuan-Hua Chu, "Voltage Generating Apparatus (II)," US2009146625 (A1), Nov. 06, 2009, US 8026709 B2, Sep. 27, 2011.
3. Hong-Yi Huang, Yi-Jui Tsai and Yuan-Hua Chu, "Time to Digital Converter Apparatus," US2009141595 (A1), Apr. 16, 2009, US8023363 B2, Sep. 20, 2011.
4. Wei-Shen Tsen, Hong-Yi Huang, Kuo-Hsin Cheng and Yuan-Hua Chu, "Clock Generator and Delta-Sigma Modulator Thereof," U.S. patent, 20110150168 A1, June 23, 2011.
5. Hong-Yi Huang, Chih-Yuan Shu, Wei-Shen Tsen, Kuo-Hsin Cheng and Yuan-Hua Chu, "Onion Waveform Generator and Spread Spectrum Clock Generator Using the Same," U.S. patent, 20110156782 A1, June 30, 2011.
6. Wei-Shen Tsen, Hong-Yi Huang, Kuo-Hsin Cheng and Yuan-Hua Chu, "Clock Generator and Multimodulus Frequency Divider and Delta-Sigma Modulator Thereof," U.S. patent US2010164562 (A1), US7,924,965 (B2), Apr. 12, 2011.
7. 黃弘一, 蔡宜叡, 朱元華, "時間數位轉換裝置" 中華民國專利, 200926609, 2009年6月16日, I357723, 2012年2月1日.
8. 黃弘一, 劉仁傑, 朱元華, "數字控制振盪器和全數字鎖相環," 中國大陸發明, CN101183852A, ZL2007 1 0088558.X, May 18, 2011.



## 國立臺北大學電機工程研究所教師研究成果清單

9. 黃弘一, 王鈞傑 朱元華, “電壓產生裝置(I)” 中華民國專利發明, 200925822, 2009年6月16日, I351590, 2011年11月1日..
10. 黃弘一, 王鈞傑, 朱元華, “電壓產生裝置(II)” 中華民國專利發明, 200925824, 2009年6月16日, I351591, 2011年11月1日..
11. 黃弘一, 黃立威, 朱元華, “展頻時脈產生裝置” 中華民國專利發明, 200925824, 2009年6月16日, I345881, 2011年7月21日, I345881, 2011年7月21日.
12. 黃弘一, 洪均在 朱元華, “電流交換邏輯電路” 中華民國專利發明, 200937858, 2009年9月1日, I348819, 2011年9月11日.
13. 黃弘一, 劉仁傑, 朱元華, “數位控制變容器、數位控制振盪器和全數位鎖相回路” 中華民國專利發明, 200822563, 2008年6月16日, I348276, 2011年9月1日.
14. 黃弘一, 許智淵, 曾曄盛, 鄭國興, 朱元華, “洋蔥波形產生器與使用洋蔥波形產生器的展頻時脈產生器,” 中華民國專利發明, 201123733, 2011年7月1日.
15. Hong-Yi Huang, Jen-Chieh Liu and Yuan-Hua Chu, “High-Resolution Varactors, Single-Edge Triggered Digitally Controlled Oscillator and All Digital Phase Locked Loop Using the Same,” U.S. patent US2008/0111641 A1, US7,859,343 (B2), Dec. 28, 2010.
16. Hong-Yi Huang, Li-Wei Huang and Yuan-Hua Chu, “Spread Spectrum Clock Generating Apparatus,” U.S. patent US7791385 (B2), Sep. 07, 2010.
17. 黃弘一, 普瑞昀, 朱元華, “信號傳收裝置及系統,” 中華民國專利發明, 201025851, 2010年7月1日.
18. 黃弘一, 曾曄盛, 鄭國興, 朱元華, “時脈產生器及其多模數除頻器和差異積分調變器,” 中華民國專利發明, 201025864, 2010年7月1日.
19. 黃弘一, 詹勳典, 朱元華, “全數位式脈波寬度控制裝置” 中華民國專利發明, I331854, 2010年10月11日.
20. 黃弘一, 詹勳典, 朱元華, “全數位式延遲鎖相迴路” 中華民國專利發明, I325694, 2010年6月1日.
21. 黃弘一, 巫昇達, 朱元華, “脈波寬度數位轉換器,” 中華民國專利發明, I328932, 2010年8月11日.
22. 黃弘一, 普瑞昀, 朱元華, “雙向差動式傳輸接收器,” 中華民國專利發明, I323573, 2010年4月11日.
23. Hong-Yi Huang, Chun-Tsai Hung and Yuan-ua Chu, “Bulk Input Current Switch Logic Circuit (I),” US7605613 B2, Oct. 20, 2009.
24. Hong-Yi Huang, Chun-Tsai Hung and Yuan-ua Chu, “Bulk Input Current Switch Logic Circuit (II),” US7605614 B2, Oct. 20, 2009.
25. Hong-Yi Huang, Ru-Jie Wang and Yuan-Hua Chu, “Voltage Generating Apparatus (I),” US 7575599 B2, Aug. 18, 2009.

## 國立臺北大學電機工程研究所教師研究成果清單

26. Hong-Yi Huang, Ruei-Iun Pu and Yuan-Hua Chu, “Differential Bidirectional Transceiver and Receiver Therein,” US2008116936 (A1), US 7551000 B2, Jun. 23, 2009.
27. Hong-Yi Huang, Sen-Da Wu and Yuan-Hua Chu, “Cycle Time to Digital Converter,” US2008111720 (A1), US 7522084 B2, Apr. 21, 2009.
28. Hong-Yi Huang, Shun-Dian Jan and Yuan-Hua Chu, “Digital Delay Locked Loop,” US2008143402 (A1), US 7525355 B2, Apr. 28, 2009.
29. Hong-Yi Huang, Shun-Dian Jan and Yuan-Hua Chu, “Digital Pulse-Width Control Apparatus,” US 7528640 B2, May 5, 2009.
30. 黃弘一, 詹勳典, 朱元華, “可程式延遲電路” 中華民國專利發明, 200926493, 2009年6月16日.
31. 黃弘一, 吳慶傑, 朱元華, “雙向式電流傳輸裝置,” 中華民國專利發明第 I306692, 2009年2月21日.
32. Hong-Yi Huang, Wei-Ming Chiu and Yuan-Hua Chu, “Pulse-Width Control Loop for Clock with Pulse-Width Ratio within Wide Range,” US2007146025 (A1), US 7466177 B2, Dec. 16, 2008.
33. Hong-Yi Huang, Shun-Dian Jan and Yuan-Hua Chu, “Programmable Delay Circuit,” US2008143413 (A1), US 7446585 B2, Nov. 4, 2008.
34. Hong-Yi Huang, Ching-Chieh Wu and Yuan-Hua Chu, “Bidirectional Current-Mode Transceiver,” US2007/0132483 A1, Jun. 14, 2007, US7342419 B2, Mar. 11, 2008.
35. 黃弘一, 邱韋銘, 朱元華, “大範圍之脈波寬度控制電路,” 中華民國專利發明第 I304293, 2008年12月11日.
36. Hong-Yi Huang, Jian-Hong Shen and Yuan-Hua Chu, “DLL-Based Programmable Clock Generator Using a Threshold Trigger Delay Element and Circular Edge Combiner,” U.S. patent 030041 A1, Feb. 8, 2007, US7292079 B2, Nov. 6, 2007.
37. 黃弘一, 何昇峰, 朱元華, “時脈產生器及其低通濾波器,” 中華民國專利發明第 I280725, 2007年5月1日.
38. Hong-Yi Huang, Sheng-Feng Ho and Shuan-Yi Su, “Dual-Modulus Prescaler Using Double-Edge-Trigger Flip-Flop,” US2005/0253630 A1, Nov. 17, 2005.
39. Hong-Yi Huang, “Receiver and Transmission in a Transmission System,” US 6999518 B1, Feb. 14, 2006.
40. 黃弘一, 陳世倫, “電容耦合加速裝置,” 中華民國專利發明 I256771, 2006年6月11日.
41. Hong-Yi Huang and Wei-Ming Lin “Pulsewidth control loop device with complementary signals,” U.S. patent 0225369 A1, Oct. 13, 2005, U.S.A.7,009,436 B2, Mar. 6, 2006.

## 國立臺北大學電機工程研究所教師研究成果清單

42. Hong-Yi Huang and Jinn-Fu Lin “Bulk Input Differential Logic Circuits,” U.S. patent 0214327 A1, Nov. 20, 2003; US 6,838,909, B2, Jan. 4, 2005.
43. Hong-Yi Huang and Shih-Lun Chen “Apparatus of Capacitor-Coupling Accelerating,” U.S. patent 0184337 A1, Oct. 2, 2003, US 6,850,089 B2, Feb. 1, 2005.
44. Hong-Yi Huang, “Receiver and Transmitter in a Transmission System,” Japan patent 3492636, Nov. 14, 2003.
45. Hong-Yi Huang, “Transmitter for transmitting signals over transmission lines for use in memory circuit,” U.K. patent GB 2368434, Jan. 22, 2003.
46. 黃弘一、林京甫, “基極輸入差動邏輯電路,” 中華民國專利發明 I176326, 2003 年 8 月 14 日.
47. Hong-Yi Huang, “Signal receiver and transmission system including said receiver,” U.K. patent GB 2,362,247 B, Dec. 18, 2002.
48. Hong-Yi Huang, “Capacitor Coupling Differential Logic Circuit,” U.S. patent no. 6,456,120 B1, Sep. 24, 2002.
49. 黃弘一, “隱藏式 2P2N 偽靜態隨機存取記憶體及再更新方法”, 中華民國專利發明 I166833, 2002 年 11 月 11 日.
50. 黃弘一, “傳輸信號用之接收器與傳送器 “中華民國專利發明 I162862, 2002 年 8 月 21 日.
51. Hong-Yi Huang, “Charge-Redistribution Low-Swing Differential Logic Circuit,” U.S. patent 6,331,791 B1, Dec. 18, 2001.
52. Hong-Yi Huang, “Hidden Refresh Pseudo SRAM and Hidden Refresh Method,” U.S. patent 6,285,578 B1, Sep. 4, 2001.
53. 黃弘一, “電荷再分佈振幅差動邏輯電路”, 中華民國專利發明 I128998, 2001 年 2 月 21 日.
54. 黃弘一、林建宏, “自主列辨識隱藏式更新電路及更新方法,” 中華民國專利發明 I131464, 2001 年 4 月 21 日.
55. 黃弘一, “電容耦合差動邏輯電路,” 中華民國專利發明 I139532, 2001 年 7 月 11 日.
56. Hong-Yi Huang and Jien-Horng Lin, “Self Row-Identified Hidden Refresh Circuit and Refresh Method Thereof”, Japan patent, pending, U.S. patent no 06154409, Nov. 29, 2000.
57. Hong-Yi Huang, “Single Transition Per Evaluation Phase Latch Circuit for Pipelined True-Single-Phase Synchronous Logic Circuits,” U.S. patent no. 5,815,006, Sep. 29, 1998.
58. Hong-Yi Huang, “Locally Asynchronous, Pipelineable Logic Circuits for True-Single-Phase Logic Circuits,” U.S. patent no. 5,841,298, Nov. 14, 1998.

# 國立臺北大學電機工程研究所教師研究成果清單

---

劉萬榮教授

1. W.R. Liou, K.T. Chen, K.T. Chen, C.C. Huang, “ Laser apparatus method for speed measurement,” U.S. patent no. 6,188,469 2001
2. T.Y. Chien, C.C. Huang, W.R. Liou, “ Light adjustment device for laser resonant socket,” U.S. patent no. 6,485,217 2002
3. C.C. Huang, W.R. Liou, C.F. Lin, and Y.H. Yang, “ Illuminable laser sight,” U.S. patent no. 6,513,251 2003
4. 簡登元, 黃肇基, 劉萬榮, “ 雷射共振腔對光調整裝置” 中華民國專利第 181932 號, 2001
5. 黃肇基, 劉萬榮, 林志峰, 楊玉璽, “ 具照明功能之雷射瞄準裝置” 中華民國專利第 172695 號, 2001.
6. 簡登元, 黃肇基, 劉萬榮, “ 雷射共振腔對光調整裝置追加(一)” 中華民國專利第 491429 號, 2002
7. 黃肇基, 劉萬榮, 詹德祥, 蕭慶宏, “ 可自動升降之工作平台” 中華民國專利第 197948 號, 2003